OMAP3530ECUS datasheet(170/264 Pages) TI1

170 / 264 page

GPMC_FCLK

gpmc_clk

gpmc_ncsx

gpmc_a[26:17]

gpmc_nbe0_cle

gpmc_nbe1

gpmc_nadv_ale

gpmc_noe

gpmc_a[16:1]_d[15:0]

gpmc_io_dir

gpmc_waitx

Address(MSB)

Valid

Address(LSB)

DataIN

OUT

FA0

FA9

FA10

FA3

FA13

FA29

FA1

FA37

FA12

FA4

FA10

FA0

FA5

030-030

FA15

FA14

OMAP3530/25 Applications Processor

SPRS507F – FEBRUARY 2008 – REVISED OCTOBER 2009

www.ti.com

Figure 6-11. GPMC/Multiplexed NOR Flash – Asynchronous Read – Single Word Timing(1)(2)(3)

(1) In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, 2, or 3.

(2) FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock

cycles. From start of read cycle and after FA5 functional clock cycles, input data is internally sampled by active functional clock edge.

FA5 value must be stored inside AccessTime register bit field.

(3) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

170

TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS

Submit Documentation Feedback

OMAP3530ECUS 数据表(PDF) 170 Page - Texas Instruments

OMAP3530ECUS 数据表(HTML) 170 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载