| 数据搜索系统,热门电子元器件搜索 |
|
OMAP3530ECUS 数据表(PDF) 71 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
OMAP3530ECUS 数据表(HTML) 71 Page - Texas Instruments |
|
71 / 264 page ![]() OMAP3530/25 Applications Processor www.ti.com SPRS507F – FEBRUARY 2008 – REVISED OCTOBER 2009 Table 2-3. Ball Characteristics (CUS Pkg.) (continued) BALL BALL TOP [2] PIN NAME [3] MODE [4] TYPE [5] BALL RESET BALL RESET RESET REL. POWER [9] HYS [10] BUFFER PULLUP BOTTOM [1] STATE [6] REL. STATE MODE [8] STRENG TH /DOWN TYPE [7] (mA) [11] [12] B20 sdrc_cke0 0 O H 1 7 vdds_ mem Yes 4 PU/ PD LVCMOS safe_mode 7 C20 sdrc_cke1 0 O H 1 7 vdds_ mem Yes 4 PU/ PD LVCMOS safe_mode 7 D19 sdrc_nras 0 O 1 1 0 vdds_ mem No 4 NA LVCMOS C19 sdrc_ncas 0 O 1 1 0 vdds_ mem No 4 NA LVCMOS A20 sdrc_nwe 0 O 1 1 0 vdds_ mem No 4 NA LVCMOS B6 sdrc_dm0 0 O 0 0 0 vdds_ mem No 4 NA LVCMOS B13 sdrc_dm1 0 O 0 0 0 vdds_ mem No 4 NA LVCMOS A7 sdrc_dm2 0 O 0 0 0 vdds_ mem No 4 NA LVCMOS A16 sdrc_dm3 0 O 0 0 0 vdds_ mem No 4 NA LVCMOS A5 sdrc_dqs0 0 IO L Z 0 vdds_ mem Yes 4 PU/ PD LVCMOS A13 sdrc_dqs1 0 IO L Z 0 vdds_ mem Yes 4 PU/ PD LVCMOS A8 sdrc_dqs2 0 IO L Z 0 vdds_ mem Yes 4 PU/ PD LVCMOS A17 sdrc_dqs3 0 IO L Z 0 vdds_ mem Yes 4 PU/ PD LVCMOS K4 gpmc_a1 0 O L L 7 vdds_ mem Yes 4 PU/ PD LVCMOS gpio_34 4 IO safe_mode 7 K3 gpmc_a2 0 O L L 7 vdds_ mem Yes 4 PU/ PD LVCMOS gpio_35 4 IO safe_mode 7 K2 gpmc_a3 0 O L L 7 vdds_ mem Yes 4 PU/ PD LVCMOS gpio_36 4 IO safe_mode 7 J4 gpmc_a4 0 O L L 7 vdds_ mem Yes 4 PU/ PD LVCMOS gpio_37 4 IO safe_mode 7 J3 gpmc_a5 0 O L L 7 vdds_ mem Yes 4 PU/ PD LVCMOS gpio_38 4 IO safe_mode 7 J2 gpmc_a6 0 O H H 7 vdds_ mem Yes 4 PU/ PD LVCMOS gpio_39 4 IO safe_mode 7 J1 gpmc_a7 0 O H H 7 vdds_ mem Yes 4 PU/ PD LVCMOS gpio_40 4 IO safe_mode 7 H1 gpmc_a8 0 O H H 7 vdds_ mem Yes 4 PU/ PD LVCMOS gpio_41 4 IO safe_mode 7 H2 gpmc_a9 0 O H H 7 vdds_ mem Yes 4 PU/ PD LVCMOS sys_ 1 I ndmareq2 gpio_42 4 IO safe_mode 7 G2 gpmc_a10 0 O H H 7 vdds_ mem Yes 4 PU/ PD LVCMOS sys_ 1 I ndmareq3 gpio_43 4 IO safe_mode 7 L2 gpmc_d0 0 IO H H 0 vdds_ mem Yes 4 PU/ PD LVCMOS M1 gpmc_d1 0 IO H H 0 vdds_ mem Yes 4 PU/ PD LVCMOS M2 gpmc_d2 0 IO H H 0 vdds_ mem Yes 4 PU/ PD LVCMOS N2 gpmc_d3 0 IO H H 0 vdds_ mem Yes 4 PU/ PD LVCMOS M3 gpmc_d4 0 IO H H 0 vdds_ mem Yes 4 PU/ PD LVCMOS P1 gpmc_d5 0 IO H H 0 vdds_ mem Yes 4 PU/ PD LVCMOS Submit Documentation Feedback TERMINAL DESCRIPTION 71 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |