数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

C2.5X6.3MM-RAD 数据表(PDF) 7 Page - Silicon Laboratories

部件名 C2.5X6.3MM-RAD
功能描述  Low-power sleep mode On-hook transmission Loop or ground start operation Smooth polarity reversal
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SILABS [Silicon Laboratories]
网页  http://www.silabs.com
标志 SILABS - Silicon Laboratories

C2.5X6.3MM-RAD 数据表(HTML) 7 Page - Silicon Laboratories

Back Button C2.5X6.3MM-RAD Datasheet HTML 3Page - Silicon Laboratories C2.5X6.3MM-RAD Datasheet HTML 4Page - Silicon Laboratories C2.5X6.3MM-RAD Datasheet HTML 5Page - Silicon Laboratories C2.5X6.3MM-RAD Datasheet HTML 6Page - Silicon Laboratories C2.5X6.3MM-RAD Datasheet HTML 7Page - Silicon Laboratories C2.5X6.3MM-RAD Datasheet HTML 8Page - Silicon Laboratories C2.5X6.3MM-RAD Datasheet HTML 9Page - Silicon Laboratories C2.5X6.3MM-RAD Datasheet HTML 10Page - Silicon Laboratories C2.5X6.3MM-RAD Datasheet HTML 11Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 38 page
background image
Si3226/7
Si3208/9
Preliminary Rev. 0.33
7
Longitudinal Performance
Longitudinal to Metallic/PCM
Balance (forward or reverse)
200 Hz to 1 kHz
58
60
dB
1kHz to 3.4kHz
53
58
dB
Metallic/PCM to Longitudinal Bal-
ance
200 Hz to 3.4 kHz
40
dB
Longitudinal Impedance
200 Hz to 3.4 kHz at TIP or RING
50
Ω
Longitudinal Current per Pin
Active off-hook
200Hz to 3.4kHz
——
30
mA
DC Current
Differential
45
mA
Common Mode
30
mA
Differential + Common Mode
45
mA
Table 4. AC Characteristics (Continued)
(VDD = 3.13 to 3.47 V, TA = 0 to 70 °C for F-Grade, –40 to 85 °C for G-Grade)
Parameter
Test Condition
Min
Typ
Max
Unit
Notes:
1. The input signal level should be 0 dBm0 for frequencies greater than 100 Hz. For 100 Hz and below, the level should
be –10 dBm0. The output signal magnitude at any other frequency is smaller than the maximum value specified.
2. Analog signal measured as VTIP – VRING. Assumes ideal line impedance matching.
3. The quantization errors inherent in the µ/A-law companding process can generate slightly worse gain tracking
performance in the signal range of 3 to –37 dB for signal frequencies that are integer divisors of the 8 kHz PCM
sampling rate.
4. VDD1–VDD4 = 3.3 V, VBAT = –52 V, no fuse resistors; RL = 600 Ω, ZS =600 Ω synthesized using RS register
coefficients.
5. The level of any unwanted tones within the bandwidth of 0 to 4 kHz does not exceed –55 dBm.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com