AD6620SSLASHPCB datasheet(34/44 Pages) AD

34 / 44 page

AD6620

–34–

REV. A

DATA VALID

tSC

ADDRESS VALID

N+1

N+2

N+3

CLK1

R/W2

DS2

CS3

D[7:0]

DTACK

A[2:0]

tSAM

N+4

tHC

tDD

tHC

tZD

tHA

tDTACK

NOTES:

1 DTACK IS DRIVEN LOW ON THE RISING EDGE OF CLK "N+3" FOR INTERNAL ACCESS (A[2:0] = 000),

CLK "N=2" OTHERWISE.

2 THE SIGNAL, R/W MAY REMAIN HIGH AND DS MAY REMAIN LOW TO CONTINUE READ MODE.

3 CS MUST RETURN TO HIGH STATE AND BE SAMPLED BY CLK (N+4 SHOWN) TO COMPLETE ACCESS

AND FORCE

DTACK HIGH.

tSC

tZR

Figure 45. Mode 1 Read (MODE = VDD)

Mode = 1

If the MODE input is held high the interface is in Mode 1. In

Mode 1 the

RD signal becomes the data strobe (DS) and the

WR signal becomes a read/write (R/W) select signal. In this

tSC

N+1

N+2

N+3

tSAM

tDTACK

tSC

CLK1

R/W2

DS2

CS3

D[7:0]

DTACK

A[2:0]

tHC

tDTACK

tSAM

tHM

tHA

NOTES:

1 ON RISING EDGE OF "N+3" CLK, DTACK IS DRIVEN LOW.

2 THESE SIGNALS (R/W AND DS) MAY REMAIN IN LOW STATE TO CONTINUE WRITING DATA.

3 CS MUST RETURN TO HIGH STATE AND BE SAMPLED BY CLK (N+3 SHOWN) TO COMPLETE WRITE

AND FORCE

DTACK HIGH.

*THE NEXT WRITE MAY BE INITIATED ON CLK, N*

DATA VALID

ADDRESS VALID

Figure 46. Mode 1 Write (MODE = VDD)

mode the

DTACK signal goes low when data is available during

a read or when data has been latched during a write. The

DTACK

signal stays low until the

DS signal is released.

AD6620S/PCB 数据表(PDF) 34 Page - Analog Devices

AD6620S/PCB 数据表(HTML) 34 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载

链接网址

AD6620S/PCB 数据表(PDF) 34 Page - Analog Devices

AD6620S/PCB 数据表(HTML) 34 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表 下载

链接网址

数据表下载