 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
AX2000 数据表(PDF) 39 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
AX2000 数据表(HTML) 39 Page - Microsemi Corporation |
|
|
39 / 262 page  Axcelerator Family FPGAs Re vi s i on 18 2 - 25 3.3 V LVTTL Low-Voltage Transistor-Transistor Logic is a general purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer. AC Loadings Table 2-20 • DC Input and Output Levels VIL VIH VOL VOH IOL IOH Min., V Max., V Min., V Max., V Max., V Min., V mA mA –0.3 0.8 2.0 3.6 0.4 2.4 24 –24 Figure 2-15 • AC Test Loads Table 2-21 • AC Waveforms, Measuring Points, and Capacitive Load Input Low (V) Input High (V) Measuring Point* (V) VREF (typ) (V) Cload (pF) 0 3.0 1.40 N/A 35 Note: * Measuring Point = VTRIP R to VCCI for tplz / tpzl R to GND for tphz / tpzh 35 pF for tpzh / tpzl 5 pF for tphz / tplz Test Point Test Point 35 pF for tristate R=1k for tpd |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
