数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AX2000 数据表(PDF) 80 Page - Microsemi Corporation

部件名 AX2000
功能描述  Axcelerator Family FPGAs
PDF  262 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROSEMI [Microsemi Corporation]
网页  http://www.microsemi.com
标志 MICROSEMI - Microsemi Corporation

AX2000 数据表(HTML) 80 Page - Microsemi Corporation

Back Button AX2000 Datasheet HTML 76Page - Microsemi Corporation AX2000 Datasheet HTML 77Page - Microsemi Corporation AX2000 Datasheet HTML 78Page - Microsemi Corporation AX2000 Datasheet HTML 79Page - Microsemi Corporation AX2000 Datasheet HTML 80Page - Microsemi Corporation AX2000 Datasheet HTML 81Page - Microsemi Corporation AX2000 Datasheet HTML 82Page - Microsemi Corporation AX2000 Datasheet HTML 83Page - Microsemi Corporation AX2000 Datasheet HTML 84Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 262 page
background image
Detailed Specifications
2- 66
R e v i sio n 1 8
Global Resources
One of the most important aspects of any FPGA architecture is its global resources or clocks. The
Axcelerator family provides the user with flexible and easy-to-use global resources, without the
limitations normally found in other FPGA architectures.
The AX architecture contains two types of global resources, the HCLK (hardwired clock) and CLK (routed
clock). Every Axcelerator device is provided with four HCLKs and four CLKs for a total of eight clocks,
regardless of device density.
Hardwired Clocks
The hardwired (HCLK) is a low-skew network that can directly drive the clock inputs of all sequential
modules (R-cells, I/O registers, and embedded RAM/FIFOs) in the device with no antifuse in the path. All
four HCLKs are available everywhere on the chip.
Timing Characteristics
Table 2-70 • AX125 Dedicated (Hardwired) Array Clock Networks
Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 3.0 V, TJ = 70°C
–2 Speed
–1 Speed
Std Speed
Units
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Dedicated (Hardwired) Array Clock Networks
tHCKL
Input Low to High
3.02
3.44
4.05
ns
tHCKH
Input High to Low
3.03
3.46
4.06
ns
tHPWH
Minimum Pulse Width High
0.58
0.65
0.77
ns
tHPWL
Minimum Pulse Width Low
0.52
0.59
0.69
ns
tHCKSW
Maximum Skew
0.06
0.07
0.08
ns
tHP
Minimum Period
1.15
1.31
1.54
ns
tHMAX
Maximum Frequency
870
763
649
MHz
Table 2-71 • AX250 Dedicated (Hardwired) Array Clock Networks
Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 3.0 V, TJ = 70°C
–2 Speed
–1 Speed
Std Speed
Units
Parameter
Description
Min.Max.Min.Max.Min.Max.
Dedicated (Hardwired) Array Clock Networks
tHCKL
Input Low to High
2.57
2.93
3.45
ns
tHCKH
Input High to Low
2.61
2.97
3.50
ns
tHPWH
Minimum Pulse Width High
0.58
0.65
0.77
ns
tHPWL
Minimum Pulse Width Low
0.52
0.59
0.69
ns
tHCKSW
Maximum Skew
0.06
0.07
0.08
ns
tHP
Minimum Period
1.15
1.31
1.54
ns
tHMAX
Maximum Frequency
870
763
649
MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com