数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C30AVC 数据表(PDF) 45 Page - Advanced Micro Devices

部件名 AM79C30AVC
功能描述  Digital Subscriber Controller??(DSC?? Circuit
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C30AVC 数据表(HTML) 45 Page - Advanced Micro Devices

Back Button AM79C30AVC Datasheet HTML 41Page - Advanced Micro Devices AM79C30AVC Datasheet HTML 42Page - Advanced Micro Devices AM79C30AVC Datasheet HTML 43Page - Advanced Micro Devices AM79C30AVC Datasheet HTML 44Page - Advanced Micro Devices AM79C30AVC Datasheet HTML 45Page - Advanced Micro Devices AM79C30AVC Datasheet HTML 46Page - Advanced Micro Devices AM79C30AVC Datasheet HTML 47Page - Advanced Micro Devices AM79C30AVC Datasheet HTML 48Page - Advanced Micro Devices AM79C30AVC Datasheet HTML 49Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 101 page
background image
Am79C30A/32A Data Sheet
45
D-Channel Status Register 1 — (DSR1) — Read Only
DSR1 has the format shown in Table 44.
The DSR1 bits generate interrupts and are set/reset under the conditions shown in Table 45 (in addition to a hard-
ware reset or Idle mode).
Table 44.
D-Channel Status Register 1
Bit
Logical 1
Logical 0 (Default Value)
0
Valid Address (VA) if the address decode logic is enabled or
End-of-Address (EOA) if the address decode logic is disabled
No valid address
1
End of receive packet
Not end of packet
2
Packet reception in progress
Packet not being received
3
Loopback in operation at Am79C30A/32A
No loopback in operation at Am79C30A/32A
4
Loopback in operation at LIU
No loopback in operation at LIU
5
D-channel back-off not in operation
D-channel back-off in operation
6
End of valid transmit packet
No end-of-transmit packet or no transmission
7
Current transmit packet has been aborted
No transmit packet abort
Table 45.
DSR1 Interrupts
Bit Generate Interrupt
Bit Set
Bit Reset
0
Yes, if DMR3 bit 0 = 1
Two bytes after an opening flag if a VA is
decoded or address recognition is disabled
When the microprocessor reads DSR1 or
associated DRCR
1
Yes, if DMR1 bit 3 = 1
When a closing flag is received
When the microprocessor reads DSR1 or
associated DRCR
2
No
One byte after the opening flag of any packet,
valid or not
When a flag or an abort is received
3
No
When the operation is in progress
When the operation is not in progress
4
No
When the operation is in progress
When the operation is not in progress
5
No
When the operation is in progress
When the operation is not in progress
6
Yes, if DMR3 bit 1 = 1
When the closing flag is transmitted
When the microprocessor reads DSR1 or when
DTCR is loaded
7
No
When seven 1s and a 0 have been transmitted
When the microprocessor reads DSR1 or when
DTCR is loaded



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com