数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F415VG 数据表(PDF) 115 Page - STMicroelectronics

部件名 STM32F415VG
功能描述  ARM Cortex-M4 32b MCUFPU, 210DMIPS, up to 1MB Flash
PDF  186 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F415VG 数据表(HTML) 115 Page - STMicroelectronics

Back Button STM32F415VG Datasheet HTML 111Page - STMicroelectronics STM32F415VG Datasheet HTML 112Page - STMicroelectronics STM32F415VG Datasheet HTML 113Page - STMicroelectronics STM32F415VG Datasheet HTML 114Page - STMicroelectronics STM32F415VG Datasheet HTML 115Page - STMicroelectronics STM32F415VG Datasheet HTML 116Page - STMicroelectronics STM32F415VG Datasheet HTML 117Page - STMicroelectronics STM32F415VG Datasheet HTML 118Page - STMicroelectronics STM32F415VG Datasheet HTML 119Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 186 page
background image
DocID022063 Rev 4
115/186
STM32F415xx, STM32F417xx
Electrical characteristics
Figure 38. Recommended NRST pin protection
1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in
Table 50. Otherwise the reset is not taken into account by the device.
5.3.18
TIM timer characteristics
The parameters given in Table 51 and Table 52 are guaranteed by design.
Refer to Section 5.3.16: I/O port characteristics for details on the input/output alternate
function characteristics (output compare, input capture, external clock, PWM output).
Table 50. NRST pin characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL(NRST)(1)
1. Guaranteed by design, not tested in production.
NRST Input low level voltage
TTL ports
2.7 V
≤ VDD
≤ 3.6 V
--
0.8
V
VIH(NRST)(1) NRST Input high level voltage
2
-
-
VIL(NRST)(1) NRST Input low level voltage
CMOS ports
1.8 V
≤ VDD
≤ 3.6 V
-0.3VDD
VIH(NRST)(1) NRST Input high level voltage
0.7VDD
-
Vhys(NRST)
NRST Schmitt trigger voltage
hysteresis
-200
-
mV
RPU
Weak pull-up equivalent resistor(2)
2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to
the series resistance must be minimum
(~10% order)
.
VIN = VSS
30
40
50
k
Ω
VF(NRST)(1) NRST Input filtered pulse
-
-
100
ns
VNF(NRST)(1) NRST Input not filtered pulse
VDD > 2.7 V
300
-
-
ns
TNRST_OUT Generated reset pulse duration
Internal
Reset source
20
-
-
µs
ai14132c
STM32Fxxx
RPU
NRST(2)
VDD
Filter
Internal Reset
0.1 μF
External
reset circuit(1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com