数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

5CSXFC6D 数据表(PDF) 2 Page - Altera Corporation

部件名 5CSXFC6D
功能描述  Key Advantages of Cyclone V Devices
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

5CSXFC6D 数据表(HTML) 2 Page - Altera Corporation

  5CSXFC6D Datasheet HTML 1Page - Altera Corporation 5CSXFC6D Datasheet HTML 2Page - Altera Corporation 5CSXFC6D Datasheet HTML 3Page - Altera Corporation 5CSXFC6D Datasheet HTML 4Page - Altera Corporation 5CSXFC6D Datasheet HTML 5Page - Altera Corporation 5CSXFC6D Datasheet HTML 6Page - Altera Corporation 5CSXFC6D Datasheet HTML 7Page - Altera Corporation 5CSXFC6D Datasheet HTML 8Page - Altera Corporation 5CSXFC6D Datasheet HTML 9Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 35 page
background image
Supporting Feature
Advantage
• Requires only two core voltages to operate
• Available in low-cost wirebond packaging
• Includes innovative features such as Configuration via Protocol
(CvP) and partial reconfiguration
Lowest system cost
Summary of Cyclone V Features
Table 2: Summary of Features for Cyclone V Devices
Description
Feature
• TSMC's 28-nm low-power (28LP) process technology
• 1.1 V core voltage
Technology
• Wirebond low-halogen packages
• Multiple device densities with compatible package footprints for seamless
migration between different device densities
• RoHS-compliant and leaded
(1)options
Packaging
Enhanced 8-input ALM with four registers
High-performance FPGA fabric
• M10K—10-kilobits (Kb) memory blocks with soft error correction code
(ECC)
• Memory logic array block (MLAB)—640-bit distributed LUTRAM where
you can use up to 25% of the ALMs as MLAB memory
Internal memory blocks
• Native support for up to three signal processing
precision levels (three 9 x 9, two 18 x 18, or one 27 x 27
multiplier) in the same variable-precision DSP block
• 64-bit accumulator and cascade
• Embedded internal coefficient memory
• Preadder/subtractor for improved efficiency
Variable-precision
DSP
Embedded Hard IP blocks
DDR3, DDR2, and LPDDR2 with 16 and 32 bit ECC
support
Memory controller
PCI Express
® (PCIe®) Gen2 and Gen1 (x1, x2, or x4) hard
IP with multifunction support, endpoint, and root port
Embedded
transceiver I/O
• Up to 550 MHz global clock network
• Global, quadrant, and peripheral clock networks
• Clock networks that are not used can be powered down to reduce dynamic
power
Clock networks
(1) Contact Altera for availability.
Cyclone V Device Overview
Altera Corporation
Send Feedback
CV-51001
Summary of Cyclone V Features
2
2013.12.26



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com