| 数据搜索系统,热门电子元器件搜索 |
|
CS4360 数据表(PDF) 20 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS4360 数据表(HTML) 20 Page - Cirrus Logic |
|
20 / 36 page ![]() CS4360 20 DS517PP1 5. PIN DESCRIPTION Pin Name # Pin Description VLS 1 Serial Audio Interface Power ( Input) - Determines the required signal level for the serial audio inter- face. Refer to the Recommended Operating Conditions for appropriate voltages. Applies to pins 2-7. SDIN1 SDIN2 SDIN3 2 3 4 Serial Audio Data Input ( Input) - Input for two’s complement serial audio data. SDIN1 corresponds to AOUT1x, SDIN2 corresponds to AOUT2x and SDIN3 corresponds to AOUT3x. SCLK 5 Serial Clock ( Input) - Serial clock for the serial audio interface. LRCK 6 Left / Right Clock ( Input) - Determines which channel, Left or Right, is currently active on the serial audio data line. The frequency of the left/right clock must be at the audio sample rate, Fs. MCLK 7 Master Clock ( Input) - Clock source for the delta-sigma modulator and digital filters. Table 6 illustrates several standard audio sample rates and the required master clock frequency. VD 8 Digital Power ( Input) - Positive power supply for the digital section. Refer to the Recommended Operat- ing Conditions for appropriate voltages. GND 9 21 Ground ( Input) - Ground reference. Should be connected to analog ground. RST 10 Reset ( Input) - The device enters a low power mode and all internal registers are reset to their default settings when low. The control port cannot be accessed when Reset is low. VLC 14 Control Port Interface Power ( Input) - Determines the required signal level for the control port and pro- vides power for bidirectional control port pins. Refer to the Recommended Operating Conditions for appropriate voltages. Applies to pins 10-13 and 15. FILT+ 16 Positive Voltage Reference ( Output) - Positive reference voltage for the internal sampling circuits. Requires the capacitive decoupling to GND as shown in the Typical Connection Diagram. Serial Audio Power VLS MUTEC1 Mute Control 1 Serial Data Input 1 SDIN1 AOUTA1 Analog Output A1 Serial Data Input 2 SDIN2 AOUTB1 Analog Output B1 Serial Data Input 3 SDIN3 MUTEC2 Mute Control 2 Serial Clock SCLK AOUTA2 Analog Output A2 Left/Right Clock LRCK AOUTB2 Analog Output B2 Master Clock MCLK VA Analog Power Digital Power VD GND Ground Ground GND AOUTA3 Analog Output A3 Reset RST AOUTB3 Analog Output B3 DIF1 / SCL/ CCLK DIF1/SCL/CCLK MUTEC3 Mute Control 3 DIF0 / SDA / CDIN DIF0/SDA/CDIN VQ Quiescent Voltage Mode1 / AD0 / CS M1/AD0/CS FILT+ Positive Voltage Reference Control Port Power VLC M2 Mode 2 1 2 3 4 5 6 7 8 9 10 11 12 5 1 2 6 24 23 22 21 20 19 18 17 16 15 14 13 25 26 27 28 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |