数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS0260CSSC28SUD20 数据表(PDF) 79 Page - ON Semiconductor

部件名 AS0260CSSC28SUD20
功能描述  Digital Image Sensor
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

AS0260CSSC28SUD20 数据表(HTML) 79 Page - ON Semiconductor

Back Button AS0260CSSC28SUD20 Datasheet HTML 75Page - ON Semiconductor AS0260CSSC28SUD20 Datasheet HTML 76Page - ON Semiconductor AS0260CSSC28SUD20 Datasheet HTML 77Page - ON Semiconductor AS0260CSSC28SUD20 Datasheet HTML 78Page - ON Semiconductor AS0260CSSC28SUD20 Datasheet HTML 79Page - ON Semiconductor AS0260CSSC28SUD20 Datasheet HTML 80Page - ON Semiconductor AS0260CSSC28SUD20 Datasheet HTML 81Page - ON Semiconductor AS0260CSSC28SUD20 Datasheet HTML 82Page - ON Semiconductor AS0260CSSC28SUD20 Datasheet HTML 83Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 79 / 83 page
background image
AS0260 DS Rev. G Pub. 5/15 EN
79
©Semiconductor Components Industries, LLC, 2015.
AS0260: 1/6-Inch 1080P High-Definition (HD) System-On-A-Chip (SOC) Digi-
tal Image Sensor
Table 27:
Two-Wire Serial Interface Timing Data
fEXTCLK = 24 MHz; REG_IN0 = 1.8V; VDD_IO = 1.8V; VAA = 2.8V; VAA_PIX = 2.8V; T
J = 70°C; CLOAD = 68.5pF
Figure 45:
Two-Wire Serial Bus Timing Parameters
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fSCLK
Serial interface input clock
frequency
100
400
kHz
tSCLK
Serial interface input clock period
2.5
10
s
SCLK duty cycle
45
50
55
%
tr
SCLK/SDATA rise time
300
ns
tSRTS
Start setup time
Master write to slave
600
tSRTH
Start hold time
Master write to slave
300
ns
tSDH
SDATA hold
Master write to slave
300
ns
tSDS
SDATA setup
Master write to slave
300
ns
tSHAW
SDATA hold to ack
Master read from slave
150
ns
tAHSW
Ack hold to SDATA
Master read from slave
150
ns
tSTPS
Stop setup time
Master write to slave
300
ns
tSTPH
Stop hold time
Master write to slave
600
ns
tSHAR
SDATA hold to ack
Master write to slave
300
ns
tAHSR
Ack hold to SDATA
Master write to slave
300
ns
tSDHR
SDATA hold
Master read from slave
300
ns
tSDSR
SDATA setup
Master read from slave
350
ns
SCLK
SDATA
SCLK
SDATA
Write Start
Ack
Read Start
Ack
t
SHAR
t
AHSR
t
SDHR
t
SDSR
Read Sequence
Write Sequence
Read
Address
Bit 7
Read
Address
Bit 0
Register
Value
Bit 7
Register
Value
Bit 0
Write
Address
Bit 7
Write
Address
Bit 0
Register
Value
Bit 7
Register
Value
Bit 0
t
SRTS
t
SCLK
t
SDH
t
SDS
t
SHAW
t
AHSW
Stop
t
STPS
t
STPH
t
SRTH
Ack



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com