数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS0260CSSC28SUD20 数据表(PDF) 14 Page - ON Semiconductor

部件名 AS0260CSSC28SUD20
功能描述  Digital Image Sensor
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

AS0260CSSC28SUD20 数据表(HTML) 14 Page - ON Semiconductor

Back Button AS0260CSSC28SUD20 Datasheet HTML 10Page - ON Semiconductor AS0260CSSC28SUD20 Datasheet HTML 11Page - ON Semiconductor AS0260CSSC28SUD20 Datasheet HTML 12Page - ON Semiconductor AS0260CSSC28SUD20 Datasheet HTML 13Page - ON Semiconductor AS0260CSSC28SUD20 Datasheet HTML 14Page - ON Semiconductor AS0260CSSC28SUD20 Datasheet HTML 15Page - ON Semiconductor AS0260CSSC28SUD20 Datasheet HTML 16Page - ON Semiconductor AS0260CSSC28SUD20 Datasheet HTML 17Page - ON Semiconductor AS0260CSSC28SUD20 Datasheet HTML 18Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 83 page
background image
AS0260 DS Rev. G Pub. 5/15 EN
14
©Semiconductor Components Industries, LLC, 2015.
AS0260: 1/6-Inch 1080P High-Definition (HD) System-On-A-Chip (SOC) Digi-
tal Image Sensor
Image Data Output Interface
The user can select either the 8-bit parallel or serial MIPI output to transmit the sensor
image data to the host system. Only one of the output modes can be used at any time.
The AS0260 has an output FIFO to retain a constant pixel output clock.
Parallel Port
The AS0260 image data is read out in a progressive scan mode. Valid image data is
surrounded by horizontal blanking and vertical blanking. The amount of horizontal
blanking and vertical blanking are programmable.
AS0260 output data is synchronized with the PIXCLK output. When LV is HIGH, one
pixel value is output on the 8-bit DOUT port every TWO PIXCLK periods as shown in
Figure 7. PIXCLK is continuously running, even during the blanking period. PIXCLK
phase can be varied by 50 percent, controlled using a register.
Figure 7:
Pixel Data Timing Example
Note:
Shown is 10-bit Bayer data in 8 + 2 mode.
Figure 8:
Row Timing, FV, and LV Signals
Notes:
1. P: Frame start and end blanking time.
2. A: Active data time.
3. Q: Horizontal blanking time.
MIPI Port
The MIPI output implements a serial differential sub-LVDS transmitter capable of up to
1536 Mbps (768 Mbps/lane). It supports multiple formats, error checking, and custom
short packets.
When the sensor is in the hardware standby system state or in the software standby
system state, the MIPI signals (CLK_P, CLK_N, DATA_P, DATA_N, DATA_2P, DATA_2N)
indicate ultra low power state (ULPS) corresponding to (nominal) 0V levels being driven
on CLK_P, CLK_N, DATA_P, DATA_N, DATA_2P, and DATA_2N. This is equivalent to
signaling code LP-00.
P0 (9:2)
P0 (1:0)
P1 (9:2)
P1 (1:0)
P2 (9:2)
Pn-1 (9:2)
Pn (9:2)
LINE_VALID
PIXCLK
DOUT[7:0]
Blanking
Blanking
Valid Data
Pn-1 (1:0)
Pn (1:0)
FRAME_VALID
LINE_VALID
Data Modes
P1
A2
Q3
AQ
A
P



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com