数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EM346-RTR 数据表(PDF) 124 Page - Silicon Laboratories

部件名 EM346-RTR
功能描述  High-Performance, Integrated Dual ZigBee PRO
PDF  142 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SILABS [Silicon Laboratories]
网页  http://www.silabs.com
标志 SILABS - Silicon Laboratories

EM346-RTR 数据表(HTML) 124 Page - Silicon Laboratories

Back Button EM346-RTR Datasheet HTML 120Page - Silicon Laboratories EM346-RTR Datasheet HTML 121Page - Silicon Laboratories EM346-RTR Datasheet HTML 122Page - Silicon Laboratories EM346-RTR Datasheet HTML 123Page - Silicon Laboratories EM346-RTR Datasheet HTML 124Page - Silicon Laboratories EM346-RTR Datasheet HTML 125Page - Silicon Laboratories EM346-RTR Datasheet HTML 126Page - Silicon Laboratories EM346-RTR Datasheet HTML 127Page - Silicon Laboratories EM346-RTR Datasheet HTML 128Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 142 page
background image
EM346
Rev 1.0
125
33
PC2
I/O
Digital I/O
Enable with GPIO_DBGCFG[5]
JTDO
O
JTAG data out to debugger
Selected when in JTAG mode (default mode, see JTMS description,
Pin 35)
SWO
O
Serial Wire Output asynchronous trace output to debugger
Select asynchronous trace interface in ARM core
Enable trace interface in ARM core
Select alternate output function with GPIO_PCCFGL[11:8]
Enable Serial Wire mode (see JTMS description, Pin 35)
Internal pull-up is enabled
34
PC3
I/O
Digital I/O
Either Enable with GPIO_DBGCFG[5],
or enable Serial Wire mode (see JTMS description)
JTDI
I
JTAG data in from debugger
Selected when in JTAG mode (default mode, see JTMS description,
Pin 35)
Internal pull-up is enabled
35
PC4
I/O
Digital I/O
Enable with GPIO_DBGCFG[5]
JTMS
I
JTAG mode select from debugger
Selected when in JTAG mode (default mode)
JTAG mode is enabled after power-up or by forcing nRESET low
Select Serial Wire mode using the ARM-defined protocol through a debug-
ger
Internal pull-up is enabled
SWDIO
I/O
Serial Wire bidirectional data to/from debugger
Enable Serial Wire mode (see JTMS description)
Select Serial Wire mode using the ARM-defined protocol through a debug-
ger
Internal pull-up is enabled
36
PB0
I/O
Digital I/O
IRQA
I
External interrupt source A
TRACECLK
O
Synchronous CPU trace clock
Enable trace interface in ARM core
Select alternate output function with GPIO_PBCFGL[3:0]
37
VDD_PADS
Power
Pads supply (2.1–3.6 V)
Table 17.1. EM346 Pin Descriptions (Continued)
Pin #
Signal
Direction
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com