数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F479AI 数据表(PDF) 117 Page - STMicroelectronics

部件名 STM32F479AI
功能描述  8- to 14-bit parallel camera interface up to 54 Mbytes
PDF  208 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F479AI 数据表(HTML) 117 Page - STMicroelectronics

Back Button STM32F479AI Datasheet HTML 113Page - STMicroelectronics STM32F479AI Datasheet HTML 114Page - STMicroelectronics STM32F479AI Datasheet HTML 115Page - STMicroelectronics STM32F479AI Datasheet HTML 116Page - STMicroelectronics STM32F479AI Datasheet HTML 117Page - STMicroelectronics STM32F479AI Datasheet HTML 118Page - STMicroelectronics STM32F479AI Datasheet HTML 119Page - STMicroelectronics STM32F479AI Datasheet HTML 120Page - STMicroelectronics STM32F479AI Datasheet HTML 121Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 208 page
background image
DocID028010 Rev 2
117/208
STM32F479xx
Electrical characteristics
187
tLOCK
PLL lock time
VCO freq = 192 MHz
75
-
200
µs
VCO freq = 432 MHz
100
-
300
Jitter(3)
Cycle-to-cycle jitter
System clock
120 MHz
RMS
-
25
-
ps
peak to peak
-
±150
-
Period Jitter
RMS
-
15
-
peak to peak
-
±200
-
Main clock output (MCO) for RMII
Ethernet
Cycle to cycle at 50 MHz on
1000 samples
-32-
Main clock output (MCO) for MII
Ethernet
Cycle to cycle at 25 MHz on
1000 samples
-40-
Bit Time CAN jitter
Cycle to cycle at 1 MHz on
1000 samples
-
330
-
IDD(PLL)(4)
PLL power consumption on VDD
VCO freq = 192 MHz
VCO freq = 432 MHz
0.15
0.45
-
0.40
0.75
mA
IDDA(PLL)(4)
PLL power consumption on VDDA
VCO freq = 192 MHz
VCO freq = 432 MHz
0.30
0.55
-
0.40
0.85
1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared
between PLL and PLLI2S.
2. Guaranteed by design.
3. The use of 2 PLLs in parallel can degrade the Jitter up to +30%.
4. Based on test during characterization.
Table 41. Main PLL characteristics (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Table 42. PLLI2S (audio PLL) characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPLLI2S_IN
PLLI2S input clock(1)
-0.95(2)
12.10
MHz
fPLLI2S_OUT
PLLI2S multiplier output
clock
--
-
216
fVCO_OUT
PLLI2S VCO output
-
192
-
432
tLOCK
PLLI2S lock time
VCO freq = 192 MHz
75
-
200
µs
VCO freq = 432 MHz
100
-
300
Jitter(3)
Master I2S clock jitter
Cycle to cycle at
12.288 MHz on 48KHz
period, N=432, R=5
RMS
-
90
-
-
peak to peak
-
±280
-
ps
Average frequency of 12.288 MHz,
N=432, R=5
on 1000 samples
-90
-
ps
WS I2S clock jitter
Cycle to cycle at 48 KHz
on 1000 samples
-
400
-
ps



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com