STA016 datasheet(15/43 Pages) STMICROELECTRONICS

15 / 43 page

15/43

STA016A

Description :

This register must contain a NDIV value that enables

the audio PLL to generate a frequency of ofact*192

kHz for the PCMCK.See table 1, 2 & 3.

Default value at soft reset assume :

–ofact == 256

– external crystal provide a CRYCK running at

14.31818 MHz

6.2.4

PLL_AUDIO_XDIV_192 :

Address : 0xDF (223)

Type : RW - DEC

Software Reset : 3

Description :

This register must contain a XDIV value that enables

the audio PLL to generate a frequency of ofact*192

kHz for the PCMCK.See table 1, 2 & 3.

Default value at soft reset assume :

–ofact == 256

– external crystal provide a CRYCK running at

14.31818 MHz

6.2.5

PLL_AUDIO_MDIV_192 :

Address : 0xE0 (224)

Type : RW - DEC

Software Reset : 12

Description :

This register must contain a MDIV value that enables

the audio PLL to generate a frequency of ofact*192

kHz for the PCMCK.See table 1, 2 & 3.

Default value at soft reset assume :

–ofact == 256

– external crystal provide a CRYCK running at

14.31818 MHz

6.2.6

PLL_AUDIO_PEL_176 :

Address : 0xE1 (225)

Type : RW - DEC

Software Reset : 54

Description :

This register must contain a PEL value that enables

the audio PLL to generate a frequency of ofact*176

kHz for the PCMCK.See table 1, 2 & 3.

Default value at soft reset assume :

– fact == 256

– external crystal provide a CRYCK running at

14.31818 MHz

6.2.7

PLL_AUDIO_PEH_176 :

Address : 0xE2 (226)

Type : RW - DEC

Software Reset : 118

Description :

This register must contain a PEH value that enables

the audio PLL to generate a frequency of ofact*176

kHz for the PCMCK.See table 1, 2 & 3.

Default value at soft reset assume :

–ofact == 256

– external crystal provide a CRYCK running at

14.31818 MHz

6.2.8

PLL_AUDIO_NDIV_176 :

Address : 0xE3 (227)

Type : RW - DEC

Software Reset : 0

Description :

This register must contain a NDIV value that enables

the audio PLL to generate a frequency of ofact*176

kHz for the PCMCK.See table 1, 2 & 3.

Default value at soft reset assume :

–ofact == 256

– external crystal provide a CRYCK running at

14.31818 MHz

STA016 数据表(PDF) 15 Page - STMicroelectronics

STA016 数据表(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表下载

链接网址

STA016 数据表(PDF) 15 Page - STMicroelectronics

STA016 数据表(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表 下载

链接网址

数据表下载