DP8390DV datasheet(35/56 Pages) NSC

35 / 56 page

130 Bus Arbitration and Timing (Continued)

When in 32-bit mode four additional BSCK cycles are re-

quired per burst The first bus cycle (T1 –T4 ) of each burst

is used to output the upper 16-bit addresses This 16-bit

address is programmed in RSAR0 and RSAR1 and points to

a 64k page of system memory All transmitted or received

packets are constrained to reside within this 64k page

FIFO BURST CONTROL

All Local DMA transfers are burst transfers once the DMA

requests the bus and the bus is acknowledged the DMA will

transfer an exact burst of bytes programmed in the Data

Configuration Register (DCR) then relinquish the bus If

there are remaining bytes in the FIFO the next burst will not

be initiated until the FIFO threshold is exceeded If BACK is

removed during the transfer the burst transfer will be abort-

ed (DROPPING BACK DURING A DMA CYCLE IS NOT

RECOMMENDED)

TLF8582 – 69

where N e 1 2 4 or 6 Words or N e 2 4 8 or 12 Bytes when in byte mode

INTERLEAVED LOCAL OPERATION

If a remote DMA transfer is initiated or in progress when a

packet is being received or transmitted the Remote DMA

transfer will be interrupted for higher priority Local DMA

transfers When the Local DMA transfer is completed the

Remote DMA will rearbitrate for the bus and continue its

transfers This is illustrated below

TLF8582 – 70

Note that if the FIFO requires service while a remote DMA is

in progress BREQ is not dropped and the Local DMA burst

is appended to the Remote Transfer When switching from

a local transfer to a remote transfer however BREQ is

dropped and raised again This allows the CPU or other

devices to fairly contend for the bus

REMOTE DMA-BIDIRECTIONAL PORT CONTROL

The Remote DMA transfers data between the local buffer

memory and a bidirectional port (memory to IO transfer)

This transfer is arbited on a byte by byte basis versus the

burst transfer used for Local DMA transfers This bidirec-

tional port is also readwritten by the host All transfers

through this port are asynchronous At any one time trans-

fers are limited to one direction either from the port to local

buffer memory (Remote Write) or from local buffer memory

to the port (Remote Read)

Bus Handshake Signals for Remote DMA Transfers

TLF8582 – 71

DP8390DV 数据表(PDF) 35 Page - National Semiconductor (TI)

DP8390DV 数据表(HTML) 35 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载