数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SI5341 数据表(PDF) 43 Page - Silicon Laboratories

部件名 SI5341
功能描述  Low-Jitter, 10 or 4-Output, Any-Frequency, Any-Output Clock Generator
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SILABS [Silicon Laboratories]
网页  http://www.silabs.com
标志 SILABS - Silicon Laboratories

SI5341 数据表(HTML) 43 Page - Silicon Laboratories

Back Button SI5341_16 Datasheet HTML 39Page - Silicon Laboratories SI5341_16 Datasheet HTML 40Page - Silicon Laboratories SI5341_16 Datasheet HTML 41Page - Silicon Laboratories SI5341_16 Datasheet HTML 42Page - Silicon Laboratories SI5341_16 Datasheet HTML 43Page - Silicon Laboratories SI5341_16 Datasheet HTML 44Page - Silicon Laboratories SI5341_16 Datasheet HTML 45Page - Silicon Laboratories SI5341_16 Datasheet HTML 46Page - Silicon Laboratories SI5341_16 Datasheet HTML 47Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 53 page
background image
Pin Name
Pin Number
Pin Type1
Function
Si5341
Si5340
NC
—
22
—
No Connect. These pins are not connected to the die. Leave dis-
connected.
Power
VDD
32
21
P
Core Supply Voltage. The device core operates from a 1.8 V
supply. A 1.0 µf bypass capacitor is recommended.
46
32
60
39
—
40
VDDA
13
8
P
Core Supply Voltage 3.3 V. This core supply pin requires a 3.3 V
power source. A 1.0 µf bypass capacitor is recommended.
—
9
P
VDDS
—
26
P
Status Output Voltage. The voltage on this pin determines the
VOL/VOH on LOLb and LOS_XAXBb status output pins. A 0.1 µf to
1.0 µf bypass capacitor is recommended.
VDDO0
22
18
P
Output Clock Supply Voltage 0–9. Supply voltage (3.3 V, 2.5 V,
1.8 V) for OUTx, OUTx outputs. See the Si5341/40 Family Refer-
ence Manual for power supply filtering recommendations. Leave
VDDO pins of unused output drivers unconnected. An alternate
option is to connect the VDDO pin to a power supply and disable
the output driver to minimize current consumption.
VDDO1
26
23
P
VDDO2
29
29
P
VDDO3
33
34
P
VDDO4
36
—
P
VDDO5
40
—
P
VDDO6
43
—
P
VDDO7
49
—
P
VDDO8
52
—
P
VDDO9
57
—
P
GND PAD
P
Ground Pad This pad provides electrical and thermal connection
to ground and must be connected for proper operation. Use as
many vias as practical and keep the via length to an internal
ground plan as short as possible.
Note:
1. I = Input, O = Output, P = Power.
2. The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.
3. The voltage on the VDDS pin(s) determines 3.3 V or 1.8 V operation.
4. Refer to the Family Reference Manual for more information on register setting names.
5. All status pins except I2C and SPI are push-pull.
Si5341/40 Rev D Data Sheet
Pin Descriptions
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.0 | 42



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com