| 数据搜索系统,热门电子元器件搜索 |
|
AS4C2M32SA-7TCN 数据表(PDF) 20 Page - Alliance Semiconductor Corporation |
|
|
|||||||||||||||||||||||||||||
AS4C2M32SA-7TCN 数据表(HTML) 20 Page - Alliance Semiconductor Corporation |
|
20 / 54 page ![]() Table 15. Electrical Characteristics and Recommended A.C. Operating Conditions (VDD = 3.3V ± 0.3V, TA = -40~85°C) (Note: 5, 6, 7, 8) Symbol A.C. Parameter -5 -6 -7 Unit Note Min. Max. Min. Max. Min. Max. tRC Row cycle time (same bank) 55 - 60 - 63 - ns tRCD RAS# to CAS# delay (same bank) 15 - 18 - 21 - tRP Precharge to refresh/row activate command (same bank) 15 - 18 - 21 - tRRD Row activate to row activate delay (different banks) 10 - 12 - 14 - tRAS Row activate to precharge time (same bank) 40 100K 42 100K 42 100K tWR Write recovery time 2 - 2 - 2 - tCK tCCD CAS# to CAS# Delay time 1 - 1 - 1 - tCK Clock cycle time CL* = 2 - - 10 - 10 - ns 9 CL* = 3 5 - 6 - 7 - tCH Clock high time 2 - 2.5 - 2.5 - 10 tCL Clock low time 2 - 2.5 - 2.5 - 10 tAC Access time from CLK (positive edge) CL* = 2 - - - 6 - 6.5 10 CL* = 3 - 5 - 5.4 - 5.4 tOH Data output hold time 2 - 2.5 - 2.5 - 9 tLZ Data output low impedance 1 - 1 - 1 - tHZ Data output high impedance CL* = 3 - 5 - 5.4 - 5.4 8 tIS Data/Address/Control Input set-up time 1.5 - 1.5 - 1.5 - 10 tIH Data/Address/Control Input hold time 1 - 1 - 1 - 10 tPDE Power Down Exit set-up time tIS+tCK - tIS+tCK - tIS+tCK - tREFI Average Refresh Interval Time - 15.6 - 15.6 - 15.6 µs tXSR Exit Self-Refresh to Any Command tRC+tIS - tRC+tIS - tRC+tIS - ns tMRD Mode Register Set cycle time 2 - 2 - 2 - tCK tRFC Refresh cycle time 55 - 60 - 63 - ns * CL is CAS Latency. Note: 1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. 2. All voltages are referenced to VSS. VIH (Max) = 4.6V for pulse width < 3ns. VIL (Min) = -1.0V for pulse width < 3ns 3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of tCK and tRC. Input signals are changed one time during every 2 tCK. 4. These parameters depend on the output loading. Specified values are obtained with the output open. 5. Power-up sequence is described in Note 11. 6. A.C. Test Conditions AS4C2M32SA-6TIN AS4C2M32SA-6TCN AS4C2M32SA-7TCN Confidential -20/54- Rev.1.0 Sep. 2015 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |