数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AS4C2M32SA-7TCN 数据表(PDF) 6 Page - Alliance Semiconductor Corporation

部件名 AS4C2M32SA-7TCN
功能描述  64Mb SDRAM AS4C2M32SA - 86pin TSOP II PACKAGE
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALSC [Alliance Semiconductor Corporation]
网页  https://www.alliancememory.com
标志 ALSC - Alliance Semiconductor Corporation

AS4C2M32SA-7TCN 数据表(HTML) 6 Page - Alliance Semiconductor Corporation

Back Button AS4C2M32SA-7TCN Datasheet HTML 2Page - Alliance Semiconductor Corporation AS4C2M32SA-7TCN Datasheet HTML 3Page - Alliance Semiconductor Corporation AS4C2M32SA-7TCN Datasheet HTML 4Page - Alliance Semiconductor Corporation AS4C2M32SA-7TCN Datasheet HTML 5Page - Alliance Semiconductor Corporation AS4C2M32SA-7TCN Datasheet HTML 6Page - Alliance Semiconductor Corporation AS4C2M32SA-7TCN Datasheet HTML 7Page - Alliance Semiconductor Corporation AS4C2M32SA-7TCN Datasheet HTML 8Page - Alliance Semiconductor Corporation AS4C2M32SA-7TCN Datasheet HTML 9Page - Alliance Semiconductor Corporation AS4C2M32SA-7TCN Datasheet HTML 10Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 54 page
background image
Operation Mode
Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table
3
shows the truth table for the operation commands.
Table 3. Truth Table (Note (1), (2))
Command
State CKEn-1 CKEn DQM(6) BA0,1 A10 A0-9
CS# RAS# CAS# WE#
BankActivate
Idle(3)
H
X
X
V
Row address
L
L
H
H
BankPrecharge
Any
H
X
X
V
L
X
L
L
H
L
PrechargeAll
Any
H
X
X
X
H
X
L
L
H
L
Write
Active(3)
H
X
V
V
L
Column
address
(A0 ~ A7)
L
H
L
L
Write and AutoPrecharge
Active(3)
H
X
V
V
H
L
H
L
L
Read
Active(3)
H
X
V
V
L
Column
address
(A0 ~ A7)
L
H
L
H
Read and Autoprecharge
Active(3)
H
X
V
V
H
L
H
L
H
Mode Register Set
Idle
H
X
X
OP code
L
L
L
L
No-Operation
Any
H
X
X
X
X
X
L
H
H
H
Burst Stop
Active(4)
H
X
X
X
X
X
L
H
H
L
Device Deselect
Any
H
X
X
X
X
X
H
X
X
X
AutoRefresh
Idle
H
H
X
X
X
X
L
L
L
H
SelfRefresh Entry
Idle
H
L
X
X
X
X
L
L
L
H
SelfRefresh Exit
Idle
L
H
X
X
X
X
H
X
X
X
(SelfRefresh)
L
H
H
H
Clock Suspend Mode Entry
Active
H
L
X
X
X
X
H
X
X
X
L
V
V
V
Power Down Mode Entry
Any(5)
H
L
X
X
X
X
H
X
X
X
L
H
H
H
Clock Suspend Mode Exit
Active
L
H
X
X
X
X
X
X
X
X
Power Down Mode Exit
Any
L
H
X
X
X
X
H
X
X
X
(PowerDown)
L
H
H
H
Data Write/Output Enable
Active
H
X
L
X
X
X
X
X
X
X
Data Mask/Output Disable
Active
H
X
H
X
X
X
X
X
X
X
Note: 1. V = Valid, X = Don't care, L = Logic low, H = Logic high
2. CKEn signal is input level when commands are provided.
CKEn-1 signal is input level one clock cycle before the commands are provided.
3. These are states of bank designated by BA signal.
4. Device state is 1, 2, 4, 8, and full page burst operation.
5. Power Down Mode can not enter in the burst operation.
When this command is asserted in the burst cycle, device state is clock suspend mode.
6. DQM0-3
AS4C2M32SA-6TIN
AS4C2M32SA-6TCN
AS4C2M32SA-7TCN
Confidential
-6/54-
Rev.1.0 Sep. 2015



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com