数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST92185B 数据表(PDF) 85 Page - STMicroelectronics

部件名 ST92185B
功能描述  16K/24K/32K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY
PDF  178 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST92185B 数据表(HTML) 85 Page - STMicroelectronics

Back Button ST92185B Datasheet HTML 81Page - STMicroelectronics ST92185B Datasheet HTML 82Page - STMicroelectronics ST92185B Datasheet HTML 83Page - STMicroelectronics ST92185B Datasheet HTML 84Page - STMicroelectronics ST92185B Datasheet HTML 85Page - STMicroelectronics ST92185B Datasheet HTML 86Page - STMicroelectronics ST92185B Datasheet HTML 87Page - STMicroelectronics ST92185B Datasheet HTML 88Page - STMicroelectronics ST92185B Datasheet HTML 89Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 178 page
background image
85/178
ST92185B - DISPLAY STORAGE RAM INTERFACE
TDSRAM (Cont’d)
7.3.2 Functional Description
The Data Storage RAM Interface (TRI) manages
the data flows between the different sub-units (dis-
play and CPU interface) and the internal RAM. A
specific set of buses (8 bit data TRIDbus, 13 bit
address TRIAbus) is dedicated to these data
flows.
As this TDSRAM interface has to manage TV ori-
ented real time signals (On-Screen-Display):
– Its timing generator uses the same frequency
generator as for the Display (Pixel frequency
multiplier),
– Its controller is hardware synchronized to the ba-
sic horizontal and vertical sync signals got
through the CSYNC Controller,
– Its architecture gives priority to the TV real time
constraints: whenever there is any access con-
tention between the CPU (only in case of direct
CPU access) and one of the hardware units, the
CPU automatically enters a "wait" configuration
until its request is serviced.
7.3.2.1 TV Line Timesharing
During a TV line, to maintain maximum perform-
ance, a continuous cycle is run repetitively. This
cycle is divided in 8 sub-cycles called "slots".
This 8-slot cycle is repeated continuously until the
next TV line-start occurs (horizontal sync pulse de-
tected). When a horizontal sync pulse is detected,
the running slot is completed and the current cycle
is broken.
The following naming convention is used: "CPU"
stands for direct CPU access slot, "DIS" stands for
Display reading slot. Each slot represents a single
byte exchange (read or write) between the TD-
SRAM memory and the other units:
Display Reading (DIS). 1 byte is read from the
TDSRAM and sent to the display unit, the address
being defined by the display address generator.
CPU Access (CPU). 1 byte is exchanged (read or
written) between the TDSRAM and the CPU, the
address being defined by the CPU address bus.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com