| 数据搜索系统,热门电子元器件搜索 |
|
ST92185B 数据表(PDF) 86 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92185B 数据表(HTML) 86 Page - STMicroelectronics |
|
86 / 178 page ![]() 86/178 ST92185B - DISPLAY STORAGE RAM INTERFACE TDSRAM (Cont’d) 7.3.3 Initialisation 7.3.3.1 Clock Initialisation Before initialising the TRI, first initialise the pixel clock. Refer to the Application Examples in the OSD chapter and to the RCCU chapter for a de- scription of the clock control registers. 7.3.3.2 TRI Initialisation It is recommended to wait for a stable clock issued from the Pixel frequency multiplier before enabling the TDSRAM interface. Use the CONFIG register to initialise and start the TRI. Note: The DON bit can only be changed while GEN=0 Example: spp #0x26 ld config, #0x02 ; DON,GEN=0 or config, #0x01 ; set GEN=1 During and after a reset, the TDSRAM interface is forced into its "disable" mode where the sequencer is forced into its idle state. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |