ST92185B datasheet(151/178 Pages) STMICROELECTRONICS

部件名	ST92185B

功能描述	16K/24K/32K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY

PDF	178 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

151 / 178 page

151/178

ST92185B - SERIAL PERIPHERAL INTERFACE (SPI)

SERIAL PERIPHERAL INTERFACE (Cont’d)

Bit 2 = CPHA:

Transmission Clock Phase.

CPHA controls the relationship between the data

on the SDI and SDO pins, and the clock signal on

the SCK pin. The CPHA bit selects the clock edge

used to capture data. It has its greatest impact on

the first bit transmitted (MSB), because it does (or

does not) allow a clock transition before the first

data capture edge. Figure 11 shows the relation-

ship between CPHA, CPOL and SCK, and indi-

cates active clock edges and strobe times.

Bit 1:0 = SPR[1:0]:

SPI Rate.

These two bits select one (of four) baud rates, to

be used as SCK.

Figure 96. SPI Data and Clock Timing

CPOL

CPHA

SCK

(in Figure 11)

(a)

(b)

(c)

(d)

SPR1 SPR0

Clock

Divider

SCK Frequency

(@ INTCLK = 24MHz)

128

256

3000kHz

1500kHz

187.5kHz

93.75kHz

(T = 0.33

µs)

(T = 0.67

µs)

(T = 5.33

µs)

(T = 10.66

µs)

ST92185B 数据表(PDF) 151 Page - STMicroelectronics

ST92185B 数据表(HTML) 151 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载