ST72774 datasheet(59/144 Pages) STMICROELECTRONICS

59 / 144 page

ST72774/ST727754/ST72734

59/144

SYNC PROCESSOR (SYNC) (Cont’d)

ClampOut and Moire Signal

Clamp Output signal

The clamping pulse generator can control the

pulse width and polarity signal and can be

configured as pseudo-front porch or back porch.

To use the ClampOut signal:

– Select the Clamping Pulse width:

BP0/BP1 bits in MCR register

– Program the Clamp polarity:

CLPINV bit in POLR register

– Select the ClampOut signal as back-porch (after

falling edge of HSYNCO) or pseudo-front porch

(after the rising edge of HSYNCO):

HS0/HS1 bits in MCR register.

– Enable the CLAMPOUT signal:

CLMPEN bit in ENR register

Moire Signal

The Moire output signal is available (instead of the

clamping signal) to reduce the screen Moire effect

and improve color transitions.

The CLAMPOUT pin is alternatively used to output

a Moire signal.

The output signal toggles at each HFBACK rising

edge. After each VFBACK falling edge, the value

of the Moire output is the opposite of the previous

one, independent of the number of HFBACK

pulses during the VFBACK low level.

To use the Moire signal:

– Select the Moire signal:

Reset the BP0/BP1 bits in MCR register

– Enable the output signal:

CLMPEN bit in ENR register

Figure 40. Clamping Pulse (CLAMPOUT) Delay

HSYNCO

CLAMPOUT

Maximum delay:

Programmable clamping width: 0, 167ns, 333ns, 666ns

(Fixed delay of 10 to 30ns) + (fOSC/2) = approx. 110ns.

ST72774 数据表(PDF) 59 Page - STMicroelectronics

ST72774 数据表(HTML) 59 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载