数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB3450 数据表(PDF) 26 Page - Microchip Technology

部件名 USB3450
功能描述  Hi-Speed USB Host or Device PHY With UTMI Interface
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

USB3450 数据表(HTML) 26 Page - Microchip Technology

Back Button USB3450 Datasheet HTML 22Page - Microchip Technology USB3450 Datasheet HTML 23Page - Microchip Technology USB3450 Datasheet HTML 24Page - Microchip Technology USB3450 Datasheet HTML 25Page - Microchip Technology USB3450 Datasheet HTML 26Page - Microchip Technology USB3450 Datasheet HTML 27Page - Microchip Technology USB3450 Datasheet HTML 28Page - Microchip Technology USB3450 Datasheet HTML 29Page - Microchip Technology USB3450 Datasheet HTML 30Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 39 page
background image
USB3450
DS00002105A-page 26
2005 - 2016 Microchip Technology Inc.
6.9
HS Detection Handshake – HS Downstream Facing Port
Upon entering the HS Detection process (T0) XCVRSELECT and TERMSELECT are in FS mode. The DP pull-up is
asserted and the HS terminations are disabled. The Link then sets OPMODE to Disable Bit Stuffing and NRZI encoding,
XCVRSELECT to HS mode, and begins the transmission of all 0's data, which asserts a HS K (chirp) on the bus (T1).
The device chirp must last at least 1.0ms, and must end no later than 7.0ms after HS Reset T0. At time T1 the device
begins listening for a chirp sequence from the downstream facing port. If the downstream facing port is HS capable then
it will begin generating an alternating sequence of Chirp K’s and Chirp J’s (T3) after the termination of the chirp from the
device (T2). After the device sees the valid chirp sequence Chirp K-J-K-J-K-J (T6), it will enter HS mode by setting
TERMSELECT to HS mode (T7).
Figure 6-4 provides a state diagram for Chirp K-J-K-J-K-J validation. Prior to the end of reset (T9) the device port must
terminate the sequence of Chirp K’s and Chirp J’s (T8) and assert SE0 (T8-T9). Note that the sequence of Chirp K’s
and Chirp J’s constitutes bus activity.
The Chirp K-J-K-J-K-J sequence occurs too slow to propagate through the serial data path, therefore LINESTATE signal
transitions must be used by the Link to step through the Chirp K-J-K-J-K-J state diagram, where “K State” is equivalent
to LINESTATE = K State and “J State” is equivalent to LINESTATE = J State. The Link must employ a counter (Chirp
Count) to count the number of Chirp K and Chirp J states. Note that LINESTATE does not filter the bus signals so the
requirement that a bus state must be “continuously asserted for 2.5µs” must be verified by the Link sampling the LIN-
ESTATE signals.
FIGURE 6-4:
CHIRP K-J-K-J-K-J SEQUENCE DETECTION STATE DIAGRAM
Detect K?
Start Chirp
K-J-K-J-K-J
detection
INC Chirp
Count
K State
!K
Detect J?
INC Chirp
Count
J State
!J
Chirp Count != 6
& !SE0
Chirp Count
= 0
Chirp Count != 6
& !SE0
Chirp Valid
Chirp
Invalid
SE0
Chirp Count



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com