STGAP1AS datasheet(59/70 Pages) STMICROELECTRONICS

59 / 70 page

DocID029344 Rev 2

59/70

STGAP1AS

Programming manual

The VLONth bits set the UVLO threshold on the negative power supply according to

Table 41

Setting the parameter to zero disables the UVLO protection of the VL supply.

The VHONth bits set the UVLO threshold on the positive power supply according to

Table 42

Setting the parameter to zero disables the UVLO protection of the VH supply.

9.2.5

CFG5 register (isolated side)

The CFG5 register has the structure of Table 43.

Table 40. UVLO protection management

UVLOlatch

UVLO protection management

UVLO protection is not latched

UVLO protection is latched

Table 41. VL negative supply voltage UVLO threshold

VLONth [1 ... 0]

Negative supply voltage UVLO threshold [V]

Disabled

-3

-5

-7

Table 42. VH positive supply voltage UVLO threshold

VHONth [1 ... 0]

Positive supply voltage UVLO threshold [V]

Disabled

Table 43. CFG5 register

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

2LTO_EN

CLAMP_EN

DESAT_EN

SENSE_EN

Default/reset

STGAP1AS 数据表(PDF) 59 Page - STMicroelectronics

STGAP1AS 数据表(HTML) 59 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载