数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MB91F465KB 数据表(PDF) 77 Page - Cypress Semiconductor

部件名 MB91F465KB
功能描述  32-bit RISC, load/store architecture, five-stage pipeline
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

MB91F465KB 数据表(HTML) 77 Page - Cypress Semiconductor

Back Button MB91F465KB Datasheet HTML 73Page - Cypress Semiconductor MB91F465KB Datasheet HTML 74Page - Cypress Semiconductor MB91F465KB Datasheet HTML 75Page - Cypress Semiconductor MB91F465KB Datasheet HTML 76Page - Cypress Semiconductor MB91F465KB Datasheet HTML 77Page - Cypress Semiconductor MB91F465KB Datasheet HTML 78Page - Cypress Semiconductor MB91F465KB Datasheet HTML 79Page - Cypress Semiconductor MB91F465KB Datasheet HTML 80Page - Cypress Semiconductor MB91F465KB Datasheet HTML 81Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 86 page
background image
MB91460K Series
Document Number: 002-04602 Rev. *A
Page 77 of 86
86
15.6.3 LIN-USART Timings at VDD5 = 3.0 to 5.5 V
Conditions during AC measurements
All AC tests were measured under the following conditions:
- IOdrive = 5 mA
- VDD5 = 3.0 V to 5.5 V, Iload = 3 mA
- VSS5 = 0 V
- TA = -40°C to +105°C
- Cl = 50 pF (load capacity value of pins when testing)
- VOL = 0.2 x VDD5
- VOH = 0.8 x VDD5
- EPILR = 0, PILR = 1 (Automotive Level == worst case)
(VDD5 3.0 V to 5.5 V, VSS5 AVSS5 0 V, TA 40°C to  105°C)
if tSCYCI  2*k*tCLKP, then m  k, where k is an integer > 2
if tSCYCI  (2*k  1)*tCLKP, then m  k  1, where k is an integer > 1
Notes :
The above values are AC characteristics for CLK synchronous mode.
tCLKP is the cycle time of the peripheral clock.
Parameter
Symbol
Pin name
Condition
VDD5  3.0 V to 4.5 V
VDD5  4.5 V to 5.5 V
Unit
Min
Max
Min
Max
Serial clock
cycle time
tSCYCI
SCKn
Internal clock
operation
(master
mode)
4 tCLKP
-
4 tCLKP
-
ns
SCK ↓→ SOT delay time
tSLOVI
SCKn
SOTn
 30
30
 20
20
ns
SOT → SCK ↓ delay time
tOVSHI
SCKn
SOTn
m

tCLKP  30[1]
-
m

tCLKP  20[1]
1. Parameter m depends on tSCYCI and can be calculated as :
-
ns
Valid SIN →
SCK ↑ setup
time
tIVSHI
SCKn
SINn
tCLKP  55
-
tCLKP  45
-
ns
SCK ↑→
valid SIN hold
time
tSHIXI
SCKn
SINn
0
-
0
-
ns
Serial clock “H” pulse
width
tSHSLE
SCKn
External clock
operation
(slave mode)
tCLKP  10
-
tCLKP  10
-
ns
Serial clock“L” pulse
width
tSLSHE
SCKn
tCLKP  10
-
tCLKP  10
-
ns
SCK ↓→
SOT delay time
tSLOVE
SCKn
SOTn
-
2 tCLKP  55
-
2 tCLKP  45
ns
Valid SIN →
SCK ↑ setup
time
tIVSHE
SCKn
SINn
10
-
10
-
ns
SCK ↑→
valid SIN hold
time
tSHIXE
SCKn
SINn
tCLKP  10
-
tCLKP  10
-
ns
SCK rising time
tFE
SCKn
-
20
-
20
ns
SCK falling time
tRE
SCKn
-
20
-
20
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com