数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MB91F465KB 数据表(PDF) 79 Page - Cypress Semiconductor

部件名 MB91F465KB
功能描述  32-bit RISC, load/store architecture, five-stage pipeline
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

MB91F465KB 数据表(HTML) 79 Page - Cypress Semiconductor

Back Button MB91F465KB Datasheet HTML 75Page - Cypress Semiconductor MB91F465KB Datasheet HTML 76Page - Cypress Semiconductor MB91F465KB Datasheet HTML 77Page - Cypress Semiconductor MB91F465KB Datasheet HTML 78Page - Cypress Semiconductor MB91F465KB Datasheet HTML 79Page - Cypress Semiconductor MB91F465KB Datasheet HTML 80Page - Cypress Semiconductor MB91F465KB Datasheet HTML 81Page - Cypress Semiconductor MB91F465KB Datasheet HTML 82Page - Cypress Semiconductor MB91F465KB Datasheet HTML 83Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 86 page
background image
MB91460K Series
Document Number: 002-04602 Rev. *A
Page 79 of 86
86
15.6.4 I2C AC Timings at VDD5 = 3.0 to 5.5 V
Conditions during AC measurements
All AC tests were measured under the following conditions:
-IOdrive  3 mA
-VDD5  3.0 V to 5.5 V, Iload  3 mA
-VSS5  0 V
-TA   40°C to  105°C
-Cl  50 pF
-VOL  0.3 VDD5
-VOH  0.7 VDD5
-EPILR  0, PILR  0 (CMOS Hysteresis VIL/VIH = 0.3 VDD5/0.7 VDD5)
15.6.4.1
Fast Mode:
(VDD5 3.5 V to 5.5 V, VSS5 AVSS5 0 V, TA 40°C to  105°C)
Note: tCLKP is the cycle time of the peripheral clock.
Parameter
Symbol
Pin name
Value
Unit
Remark
Min
Max
SCL clock frequency
fSCL
SCLn
0
400
kHz
Hold time (repeated) START
condition. After this period, the first clock
pulse is generated
tHD;STA
SCLn, SDAn
0.6
-
s
LOW period of the SCL clock
tLOW
SCLn
1.3
-
s
HIGH period of the SCL clock
tHIGH
SCLn
0.6
-
s
Setup time for a repeated START condition
tSU;STA
SCLn, SDAn
0.6
-
s
Data hold time for I2C-bus devices
tHD;DAT
SCLn, SDAn
0
0.9
s
Data setup time
tSU;DAT
SCLn SDAn
100
-
ns
Rise time of both SDA and SCL signals
tr
SCLn, SDAn
20 + 0.1Cb
300
ns
Fall time of both SDA and SCL
signals
tf
SCLn, SDAn
20 + 0.1Cb
300
ns
Setup time for STOP condition
tSU;STO
SCLn, SDAn
0.6
-
s
Bus free time between a STOP and START
condition
tBUF
SCLn, SDAn
1.3
-
s
Capacitive load for each bus line
Cb
SCLn, SDAn
-
400
pF
Pulse width of spike suppressed by input fil-
ter
tSP
SCLn, SDAn
0
(1..1.5)
tCLKP
ns
[1]
1. The noise filter will suppress single spikes with a pulse width of 0ns and between (1 to 1.5) cycles of peripheral clock, depending on the phase
relationship between I2C signals (SDA, SCL) and peripheral clock.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com