TNETV2685FIBZUT7 datasheet(109/191 Pages) TI1

109 / 191 page

DM648

TMS320DM647

TMS320DM648

www.ti.com

SPRS372H – MAY 2007 – REVISED APRIL 2012

Table 6-38. CK and ADDR_CTRL Routing Specification(1)

PARAMETER

MIN

TYP

MAX

UNIT

Center to center CK-CK spacing

CK A to B/A to C Skew Length Mismatch(1)

Mils

CK B to C Skew Length Mismatch

Mils

Center to center CK to other DDR2 trace spacing(2)

CK/ADDR_CTRL nominal trace length(3)

CACLM-50

CACLM

CACLM+50

Mils

ADDR_CTRL to CK Skew Length Mismatch

100

Mils

ADDR_CTRL to ADDR_CTRL Skew Length Mismatch

100

Mils

Center to center ADDR_CTRL to other DDR2 trace spacing(2)

Center to center ADDR_CTRL to other ADDR_CTRL trace spacing(2)

ADDR_CTRL A to B/A to C Skew Length Mismatch(1)

100

Mils

ADDR_CTRL B to C Skew Length Mismatch

100

Mils

(1)

Series terminator, if used, should be located closest to DSP.

(2)

Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing

congestion.

(3)

CACLM is the longest Manhattan distance of the CK and ADDR_CTRL net classes.

Figure 6-17 shows the topology and routing for the DQS and DQ net classes; the routes are point to point.

Skew matching across bytes is not needed nor recommended.

DM648 is shown in this figure as an example of the device and represents the entire set of devices that include:

DM647/DM648.

Figure 6-17. DQS and DQ Routing and Toplogy

Table 6-39. DQS and DQ Routing Specification (1)

NO.

PARAMETER

MIN

TYP

MAX

UNIT

Center to center DQS-DQS spacing

2 w

DQS E Skew Length Mismatch

Mils

Center to center DQS to other DDR2 trace spacing(2)

4 w

DQS/DQ nominal trace length(1) (3) (4) (5)

DQLM-50

DQLM

DQLM+50

Mils

DQ to DQS Skew Length Mismatch(3) (4) (5)

100

Mils

DQ to DQ Skew Length Mismatch(3) (4) (5)

100

Mils

(1)

Series terminator, if used, should be located closest to DDR.

(2)

Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing

congestion.

(3)

A 16-bit DDR memory system has two sets of data net classes, one for data byte 0, and one for data byte 1, each with an associated

DQS (2 DQSs).

(4)

A 32-bit DDR memory system will have four sets of data net classes, one each for data bytes 0 through 3, and each associated with a

DQS (4 DQSs).

(5)

There is no need and it is not recommended to skew match across data bytes, i.e., from DQS0 and data byte 0 to DQS1 and data byte

Peripheral Information and Electrical Specifications

109

Submit Documentation Feedback

Product Folder Link(s): TMS320DM647 TMS320DM648

TNETV2685FIBZUT7 数据表(PDF) 109 Page - Texas Instruments

TNETV2685FIBZUT7 数据表(HTML) 109 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

TNETV2685FIBZUT7 数据表(PDF) 109 Page - Texas Instruments

TNETV2685FIBZUT7 数据表(HTML) 109 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载