TNETV2685FIBZUT7 datasheet(139/191 Pages) TI1

139 / 191 page

TMS320DM647

TMS320DM648

www.ti.com

SPRS372H – MAY 2007 – REVISED APRIL 2012

6.16.3 HPI Electrical Data/Timing

Table 6-66. Timing Requirements for Host-Port Interface Cycles(1) (2) (see Figure 6-40 through Figure 6-

47)

720, 800, 900, 1100

NO.

UNIT

MIN

MAX

tsu(HASL-HSTBL)

Setup time, HAS low before HSTROBE low

th(HSTBL-HASL)

Hold time, HAS low after HSTROBE low

tsu(SELV-HASL)

Setup time, select signals(3) valid before HAS low

th(HASL-SELV)

Hold time, select signals(3) valid after HAS low

tw(HSTBL)

Pulse duration, HSTROBE low

tw(HSTBH)

Pulse duration, HSTROBE high between consecutive accesses

tsu(SELV-HSTBL)

Setup time, select signals(3) valid before HSTROBE low

th(HSTBL-SELV)

Hold time, select signals(3) valid after HSTROBE low

tsu(HDV-HSTBH)

Setup time, host data valid before HSTROBE high

th(HSTBH-HDV)

Hold time, host data valid after HSTROBE high

tsu(HCSL-HSTBL)

Setup time, HCS low before HSTROBE low

Hold time, HSTROBE low after HRDY low. HSTROBE should not be

th(HRDYL-HSTBL)

inactivated until HRDY is active (low); otherwise, HPI writes will not

1.1

complete properly.

(1)

HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT (HDS1 XOR HDS2)] OR HCS.

(2)

M = SYSCLK3 period = 6/CPU clock frequency in ns.

(3)

Select signals include: HCNTL[1:0] and HR/W. For HPI16 mode only, select signals also include HHWIL.

Peripheral Information and Electrical Specifications

139

Submit Documentation Feedback

Product Folder Link(s): TMS320DM647 TMS320DM648

TNETV2685FIBZUT7 数据表(PDF) 139 Page - Texas Instruments

TNETV2685FIBZUT7 数据表(HTML) 139 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载