数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

TNETV2685FIBZUT7 数据表(PDF) 140 Page - Texas Instruments

部件名 TNETV2685FIBZUT7
功能描述  Digital Media Processor
PDF  191 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV2685FIBZUT7 数据表(HTML) 140 Page - Texas Instruments

Back Button TNETV2685FIBZUT7 Datasheet HTML 136Page - Texas Instruments TNETV2685FIBZUT7 Datasheet HTML 137Page - Texas Instruments TNETV2685FIBZUT7 Datasheet HTML 138Page - Texas Instruments TNETV2685FIBZUT7 Datasheet HTML 139Page - Texas Instruments TNETV2685FIBZUT7 Datasheet HTML 140Page - Texas Instruments TNETV2685FIBZUT7 Datasheet HTML 141Page - Texas Instruments TNETV2685FIBZUT7 Datasheet HTML 142Page - Texas Instruments TNETV2685FIBZUT7 Datasheet HTML 143Page - Texas Instruments TNETV2685FIBZUT7 Datasheet HTML 144Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 140 / 191 page
background image
TMS320DM647
TMS320DM648
SPRS372H – MAY 2007 – REVISED APRIL 2012
www.ti.com
Table 6-67. Switching Characteristics for Host-Port Interface Cycles(1) (2)
(see Figure 6-40 through Figure 6-47)
720, 800, 900, 1100
NO.
PARAMETER
UNIT
MIN
MAX
Case 1. HPIC or HPIA read
5
15
Case 2. HPID read with no auto-
9 × M + 20
increment(3)
Delay time, HSTROBE low to
Case 3. HPID read with auto-increment
1
td(HSTBL-HDV)
ns
9 × M + 20
DSP data valid
and read FIFO initially empty(3)
Case 4. HPID read with auto-increment
and data previously prefetched into the
5
15
read FIFO
2
tdis(HSTBH-HDV)
Disable time, HD high-impedance from HSTROBE high
1
4
ns
3
ten(HSTBL-HD)
Enable time, HD driven from HSTROBE low
3
15
ns
4
td(HSTBL-HRDYH)
Delay time, HSTROBE low to HRDY high
12
ns
5
td(HSTBH-HRDYH)
Delay time, HSTROBE high to HRDY high
12
ns
Case 1. HPID read with no auto-
10 × M + 20
increment(3)
Delay time, HSTROBE low to
6
td(HSTBL-HRDYL)
ns
HRDY low
Case 2. HPID read with auto-increment
10 × M + 20
and read FIFO initially empty(3)
7
td(HDV-HRDYL)
Delay time, HD valid to HRDY low
0
ns
Case 1. HPIA write(3)
5 × M + 20
Delay time, HSTROBE high to
34
td(DSH-HRDYL)
ns
Case 2. HPID write with no auto-
HRDY low
5 × M + 20
increment(3)
Delay time, HSTROBE low to HRDY low for HPIA write and FIFO not
35
td(HSTBL-HRDYL)
40 × M + 20
ns
empty(3)
36
td(HASL-HRDYH)
Delay time, HAS low to HRDY high
12
ns
(1)
M = SYSCLK3 period = 6/CPU clock frequency in ns.
(2)
HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.
(3)
Assumes the HPI is accessing L2/L1 memory and no other master is accessing the same memory location.
140
Peripheral Information and Electrical Specifications
Copyright © 2007–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320DM647 TMS320DM648



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com