| 数据搜索系统,热门电子元器件搜索 |
|
ENICSF2811PBKA 数据表(PDF) 48 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ENICSF2811PBKA 数据表(HTML) 48 Page - Texas Instruments |
|
48 / 172 page ![]() HSPCLK PLL X1/XCLKIN X2 Power Modes Control Watchdog Block C28x CPU High-Speed Peripherals EV-A/B High-Speed Prescaler Low-Speed Prescaler Clock Enables System Control Registers Peripheral Registers XF_XPLLDIS ADC Registers 12-Bit ADC 16 ADC Inputs HSPCLK LSPCLK Peripheral Reset SYSCLKOUT XRS Reset GPIO MUX GPIOs I/O I/O I/O OSC CLKIN (A) Low-Speed Peripherals SCI-A/B, SPI, McBSP Peripheral Registers eCAN Peripheral Registers TMS320F2810, TMS320F2811, TMS320F2812 TMS320C2810, TMS320C2811, TMS320C2812 SPRS174T – APRIL 2001 – REVISED MAY 2012 www.ti.com 3.7 System Control This section describes the F281x and C281x oscillator, PLL and clocking mechanisms, the watchdog function and the low-power modes. Figure 3-8 shows the various clock and reset domains in the F281x and C281x devices that will be discussed. A. CLKIN is the clock input to the CPU. SYSCLKOUT is the output clock of the CPU. They are of the same frequency. Figure 3-8. Clock and Reset Domains 48 Functional Overview Copyright © 2001–2012, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): TMS320F2810 TMS320F2811 TMS320F2812 TMS320C2810 TMS320C2811 TMS320C2812 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |