数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPC560P50L5 数据表(PDF) 25 Page - STMicroelectronics

部件名 SPC560P50L5
功能描述  Fail safe protection
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPC560P50L5 数据表(HTML) 25 Page - STMicroelectronics

Back Button SPC560P50L5 Datasheet HTML 21Page - STMicroelectronics SPC560P50L5 Datasheet HTML 22Page - STMicroelectronics SPC560P50L5 Datasheet HTML 23Page - STMicroelectronics SPC560P50L5 Datasheet HTML 24Page - STMicroelectronics SPC560P50L5 Datasheet HTML 25Page - STMicroelectronics SPC560P50L5 Datasheet HTML 26Page - STMicroelectronics SPC560P50L5 Datasheet HTML 27Page - STMicroelectronics SPC560P50L5 Datasheet HTML 28Page - STMicroelectronics SPC560P50L5 Datasheet HTML 29Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 112 page
background image
SPC560P44Lx, SPC560P50Lx
Introduction
Doc ID 14723 Rev 9
25/112
1.5.26
eTimer
The SPC560P44Lx, SPC560P50Lx includes two eTimer modules. Each module provides
six 16-bit general purpose up/down timer/counter units with the following features:
Maximum operating clock frequency of 120 MHz
Individual channel capability
Input capture trigger
Output compare
Double buffer (to capture rising edge and falling edge)
Separate prescaler for each counter
Selectable clock source
0–100% pulse measurement
Rotation direction flag (Quad decoder mode)
Maximum count rate
External event counting: max. count rate = peripheral clock/2
Internal clock counting: max. count rate = peripheral clock
Counters are:
Cascadable
Preloadable
Programmable count modulo
Quadrature decode capabilities
Counters can share available input pins
Count once or repeatedly
Pins available as GPIO when timer functionality not in use
1.5.27
Analog-to-digital converter (ADC) module
The ADC module provides the following features:
Analog part:
2 on-chip AD converters
10-bit AD resolution
1 sample and hold unit per ADC
Conversion time, including sampling time, less than 1 µs (at full precision)
Typical sampling time is 150 ns min. (at full precision)
Differential non-linearity error (DNL) ±1 LSB
Integral non-linearity error (INL) ±1.5 LSB
–TUE <3 LSB
Single-ended input signal up to 5.0 V
The ADC and its reference can be supplied with a voltage independent from VDDIO
The ADC supply can be equal or higher than VDDIO
The ADC supply and the ADC reference are not independent from each other
(they are internally bonded to the same pad)
Sample times of 2 (default), 8, 64, or 128 ADC clock cycles



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com