数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST72321R7-Auto 数据表(PDF) 67 Page - STMicroelectronics

部件名 ST72321R7-Auto
功能描述  PLL for 2x frequency multiplication
PDF  243 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST72321R7-Auto 数据表(HTML) 67 Page - STMicroelectronics

Back Button ST72321R7-Auto Datasheet HTML 63Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 64Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 65Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 66Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 67Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 68Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 69Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 70Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 71Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 243 page
background image
ST72321xx-Auto
Power saving modes
Doc ID 13829 Rev 1
67/243
8.4.2
Halt mode
The Halt mode is the lowest power consumption mode of the MCU. It is entered by
executing the ‘HALT’ instruction when the OIE bit of the Main Clock Controller Status
register (MCCSR) is cleared (see Section 11: Main clock controller with real-time clock and
beeper (MCC/RTC) on page 82 for more details on the MCCSR register).
The MCU can exit Halt mode on reception of either a specific interrupt (see Section Table
20.: Interrupt mapping on page 56) or a RESET. When exiting Halt mode by means of a
RESET or an interrupt, the oscillator is immediately turned on and the 256 or 4096 CPU
cycle delay is used to stabilize the oscillator. After the start up delay, the CPU resumes
operation by servicing the interrupt or by fetching the reset vector which woke it up (see
Figure 28).
When entering Halt mode, the I[1:0] bits in the CC register are forced to ‘10b’ to enable
interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.
In Halt mode, the main oscillator is turned off causing all internal processing to be stopped,
including the operation of the on-chip peripherals. All peripherals are not clocked except the
ones which get their clock supply from another clock generator (such as an external or
auxiliary oscillator).
The compatibility of Watchdog operation with Halt mode is configured by the ‘WDGHALT’
option bit of the option byte. The HALT instruction when executed while the Watchdog
system is enabled, can generate a Watchdog RESET (see Section 21.1.1: Flash
configuration on page 223 for more details).
Figure 27.
Halt timing overview
HALT
RUN
RUN
256 OR 4096 CPU
CYCLE DELAY
RESET
OR
INTERRUPT
HALT
INSTRUCTION
FETCH
VECTOR
[MCCSR.OIE = 0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com