STM32F078CB datasheet(15/120 Pages) STMICROELECTRONICS

15 / 120 page

DocID026006 Rev 4

15/120

STM32F078CB, STM32F078RB, STM32F078VB

Functional overview

•

Stop mode

Stop mode achieves very low power consumption while retaining the content of SRAM

and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the

HSE crystal oscillators are disabled.

The device can be woken up from Stop mode by any of the EXTI lines. The EXTI line

source can be one of the 16 external lines, RTC, I2C1, USART1, USART2, USB,

COMPx, VDDIO2 supply comparator or the CEC.

The CEC, USART1, USART2 and I2C1 peripherals can be configured to enable the

HSI RC oscillator so as to get clock for processing incoming data.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop

mode.

3.6

Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is

selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in

which case it is monitored for failure. If failure is detected, the system automatically switches

back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full

interrupt management of the PLL clock entry is available when necessary (for example on

failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the application to configure the frequency of the AHB and the APB

domains. The maximum frequency of the AHB and the APB domains is 48 MHz.

Additionally, also the internal RC 48 MHz oscillator can be selected for system clock or PLL

input source. This oscillator can be automatically fine-trimmed by the means of the CRS

peripheral using the external synchronization.

STM32F078CB 数据表(PDF) 15 Page - STMicroelectronics