数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F401CD 数据表(PDF) 106 Page - STMicroelectronics

部件名 STM32F401CD
功能描述  Clock, reset and supply management
PDF  135 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F401CD 数据表(HTML) 106 Page - STMicroelectronics

Back Button STM32F401CD Datasheet HTML 102Page - STMicroelectronics STM32F401CD Datasheet HTML 103Page - STMicroelectronics STM32F401CD Datasheet HTML 104Page - STMicroelectronics STM32F401CD Datasheet HTML 105Page - STMicroelectronics STM32F401CD Datasheet HTML 106Page - STMicroelectronics STM32F401CD Datasheet HTML 107Page - STMicroelectronics STM32F401CD Datasheet HTML 108Page - STMicroelectronics STM32F401CD Datasheet HTML 109Page - STMicroelectronics STM32F401CD Datasheet HTML 110Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 135 page
background image
Electrical characteristics
STM32F401xD STM32F401xE
106/135
Figure 39. USB OTG FS timings: definition of data signal rise and fall time
6.3.20
12-bit ADC characteristics
Unless otherwise specified, the parameters given in Table 66 are derived from tests
performed under the ambient temperature, fPCLK2 frequency and VDDA supply voltage
conditions summarized in Table 14.
Table 65. USB OTG FS electrical characteristics(1)
1. Guaranteed by design, not tested in production.
Driver characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
tr
Rise time(2)
2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB
Specification - Chapter 7 (version 2.0).
CL = 50 pF
420
ns
tf
Fall time(2)
CL = 50 pF
4
20
ns
trfm
Rise/ fall time matching
tr/tf
90
110
%
VCRS
Output signal crossover voltage
1.3
2.0
V
ai14137
tf
Differen tial
Data L ines
VSS
VCRS
tr
Crossover
points
Table 66. ADC characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDDA
Power supply
VDDA − VREF+ < 1.2 V
1.7(1)
-3.6
V
VREF+
Positive reference voltage
1.7(1)
-VDDA
V
fADC
ADC clock frequency
VDDA = 1.7(1) to 2.4 V
0.6
15
18
MHz
VDDA = 2.4 to 3.6 V
0.6
30
36
MHz
fTRIG(2) External trigger frequency
fADC = 30 MHz,
12-bit resolution
-
-
1764
kHz
--
17
1/fADC
VAIN
Conversion voltage range(3)
0 (VSSA or VREF-
tied to ground)
-VREF+
V
RAIN(2)
External input impedance
See Equation 1 for
details
--
50
k
Ω
RADC(2)(4) Sampling switch resistance
-
-
6
k
Ω
CADC(2)
Internal sample and hold
capacitor
-4
7
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com