数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F401CD 数据表(PDF) 108 Page - STMicroelectronics

部件名 STM32F401CD
功能描述  Clock, reset and supply management
PDF  135 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F401CD 数据表(HTML) 108 Page - STMicroelectronics

Back Button STM32F401CD Datasheet HTML 104Page - STMicroelectronics STM32F401CD Datasheet HTML 105Page - STMicroelectronics STM32F401CD Datasheet HTML 106Page - STMicroelectronics STM32F401CD Datasheet HTML 107Page - STMicroelectronics STM32F401CD Datasheet HTML 108Page - STMicroelectronics STM32F401CD Datasheet HTML 109Page - STMicroelectronics STM32F401CD Datasheet HTML 110Page - STMicroelectronics STM32F401CD Datasheet HTML 111Page - STMicroelectronics STM32F401CD Datasheet HTML 112Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 135 page
background image
Electrical characteristics
STM32F401xD STM32F401xE
108/135
The formula above (Equation 1) is used to determine the maximum external impedance
allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of
sampling periods defined in the ADC_SMPR1 register.
Table 67. ADC accuracy at fADC = 18 MHz(1)
1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.
Symbol
Parameter
Test conditions
Typ
Max(2)
2. Guaranteed by characterization, not tested in production.
Unit
ET
Total unadjusted error
fADC =18 MHz
VDDA = 1.7 to 3.6 V
VREF = 1.7 to 3.6 V
VDDA − VREF < 1.2 V
±3
±4
LSB
EO
Offset error
±2
±3
EG
Gain error
±1
±3
ED
Differential linearity error
±1
±2
EL
Integral linearity error
±2
±3
Table 68. ADC accuracy at fADC = 30 MHz(1)
1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.
Symbol
Parameter
Test conditions
Typ
Max(2)
2. Guaranteed by characterization, not tested in production.
Unit
ET
Total unadjusted error
fADC = 30 MHz,
RAIN < 10 kΩ,
VDDA = 2.4 to 3.6 V,
VREF = 1.7 to 3.6 V,
VDDA − VREF < 1.2 V
±2
±5
LSB
EO
Offset error
±1.5
±2.5
EG
Gain error
±1.5
±4
ED
Differential linearity error
±1
±2
EL
Integral linearity error
±1.5
±3
Table 69. ADC accuracy at fADC = 36 MHz(1)
1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.
Symbol
Parameter
Test conditions
Typ
Max(2)
2. Guaranteed by characterization, not tested in production.
Unit
ET
Total unadjusted error
fADC =36 MHz,
VDDA = 2.4 to 3.6 V,
VREF = 1.7 to 3.6 V
VDDA − VREF < 1.2 V
±4
±7
LSB
EO
Offset error
±2
±3
EG
Gain error
±3
±6
ED
Differential linearity error
±2
±3
EL
Integral linearity error
±3
±6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com