数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

DOC4106 数据表(PDF) 8 Page - ATMEL Corporation

部件名 DOC4106
功能描述  Single-Chip Microcontroller with MP3 Decoder and Man-Machine Interface
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

DOC4106 数据表(HTML) 8 Page - ATMEL Corporation

Back Button DOC4106 Datasheet HTML 4Page - ATMEL Corporation DOC4106 Datasheet HTML 5Page - ATMEL Corporation DOC4106 Datasheet HTML 6Page - ATMEL Corporation DOC4106 Datasheet HTML 7Page - ATMEL Corporation DOC4106 Datasheet HTML 8Page - ATMEL Corporation DOC4106 Datasheet HTML 9Page - ATMEL Corporation DOC4106 Datasheet HTML 10Page - ATMEL Corporation DOC4106 Datasheet HTML 11Page - ATMEL Corporation DOC4106 Datasheet HTML 12Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 47 page
background image
8
AT8xC51SND1C
4106F–8051–10/02
Table 11. Keypad Interface Signal Description
Signal
Name
Type
Description
Alternate
Function
KIN3:0
I
Keypad Input Lines
Holding one of these pins high or low for 24 oscillator periods triggers a
keypad interrupt.
P1.3:0
Table 12. External Access Signal Description
Signal
Name
Type
Description
Alternate
Function
A15:8
I/O
Address Lines
Upper address lines for the external bus.
Multiplexed higher address and data lines for the IDE interface.
P2.7:0
AD7:0
I/O
Address/Data Lines
Multiplexed lower address and data lines for the external memory or the
IDE interface.
P0.7:0
ALE
O
Address Latch Enable Output
ALE signals the start of an external bus cycle and indicates that valid
address information is available on lines A7:0. An external latch is used
to demultiplex the address from address/data bus.
-
ISP
I/O
ISP Enable Input
This signal must be held to GND through a pull-down resistor at the
falling reset to force execution of the internal bootloader.
-
RD
O
Read Signal
Read signal asserted during external data memory read operation.
P3.7
WR
O
Write Signal
Write signal asserted during external data memory write operation.
P3.6
Table 13. System Signal Description
Signal
Name
Type
Description
Alternate
Function
RST
I
Reset Input
Holding this pin high for 64 oscillator periods while the oscillator is
running resets the device. The Port pins are driven to their reset
conditions when a voltage lower than V
IL is applied, whether or not the
oscillator is running.
This pin has an internal pull-down resistor which allows the device to be
reset by connecting a capacitor between this pin and
V
DD.
AssertingRST when the chipisinIdlemodeor Power-downmode
returns the chip to normal operation.
-
TST
I
Test Input
Test mode entry signal. This pin must be set to
V
DD.
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com