| 数据搜索系统,热门电子元器件搜索 |
|
DOC4106 数据表(PDF) 29 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
DOC4106 数据表(HTML) 29 Page - ATMEL Corporation |
|
29 / 47 page ![]() 29 AT8xC51SND1C 4106F–8051–10/02 AC Characteristics External 8-bit Bus Cycles Definition of Symbols Table 39. External 8-bit Bus Cycles Timing Symbol Definitions Timings Test conditions: capacitive load on all pins = 50 pF. Table 40. External 8-bit Bus Cycle – Data Read AC Timings VDD =2.7 to 3.3V, TA =-40° to +85°C Signals Conditions AAddress H High DData In L Low L ALE V Valid Q Data Out X No Longer Valid RRD ZFloating WWR Symbol Parameter Variable Clock Standard Mode Variable Clock X2 Mode Unit Min Max Min Max TCLCL Clock Period 50 50 ns TLHLL ALE Pulse Width 2·TCLCL-15 TCLCL-15 ns TAVLL Address Valid to ALE Low TCLCL-20 0.5·TCLCL-20 ns TLLAX Address Hold after ALE Low TCLCL-20 0.5·TCLCL-20 ns TLLRL ALE Low to RD Low 3·TCLCL-30 1.5·TCLCL-30 ns TRLRH RD Pulse Width 6·TCLCL-25 3·TCLCL-25 ns TRHLH RD High to ALE High TCLCL-20 TCLCL+20 0.5·TCLCL-20 0.5·TCLCL+20 ns TAVDV Address Valid to Valid Data In 9·TCLCL-65 4.5·TCLCL-65 ns TAVRL Address Valid to RD Low 4·TCLCL-30 2·TCLCL-30 ns TRLDV RD Low to Valid Data 5·TCLCL-30 2.5·TCLCL-30 ns TRLAZ RD Low to address Float 0 0 ns TRHDX Data Hold After RD High 0 0 ns T RHDZ Instruction Float after RD High 2·T CLCL-25 T CLCL-25 ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |