数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

8169 数据表(PDF) 11 Page - STMicroelectronics

部件名 8169
功能描述  DIGITAL AUDIO PROCESSOR WITH MULTICHANNEL DDX?
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

8169 数据表(HTML) 11 Page - STMicroelectronics

Back Button 8169 Datasheet HTML 7Page - STMicroelectronics 8169 Datasheet HTML 8Page - STMicroelectronics 8169 Datasheet HTML 9Page - STMicroelectronics 8169 Datasheet HTML 10Page - STMicroelectronics 8169 Datasheet HTML 11Page - STMicroelectronics 8169 Datasheet HTML 12Page - STMicroelectronics 8169 Datasheet HTML 13Page - STMicroelectronics 8169 Datasheet HTML 14Page - STMicroelectronics 8169 Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 30 page
background image
11/30
STA304A
6.0 DAP INPUT STAGE
The device provides 3 mutually exclusive input interfaces: I2S, S/PDIF and AC`97. Hereby is a small description
of the characteristics for each of them and a table showing how to select it.
Figure 6.
6.1 Input from I2S
Using this input interface a maximum of 4 channels can be sent to the DSP. As detailed in the related paragraph
this I/F can be configured both as master or slave. When in master the sampling frequency is fixed to 48 KHz
and the SRC can be bypassed using the
SRC_Bypass configuration bit (in CRA register). If slave operation is
selected the full range between 32KHz and 96KHz is supported but the SRC must always be in the processing
path (no bypass). In order to select this interface the AC97_MODE pin must be tied to GND and the
I2S_SPDIF_Sel bit must be 0.
6.2 Input from S/PDIF
This interface is compliant with the AES/EBU IEC 958, S/PDIF and EIAJ CP-340/1201 professional and con-
sumer standards. The full range from 32 KHz up to 96 KHz is supported but the SRC bypass option must be
switched off. Using the
SPDIF_Mode bit this interface can be configured as digital or analog input. If the analog
mode is selected the line receiver can decode differential as well as single ended inputs. The receiver consists
of a differential input
Schmitt Trigger comparator with 50 mV of hysteresis, which prevents noisy signals from
corrupting the data recovered. The minimum input differential voltage is 200 mV.
If the digital mode is selected only the single ended operation is supported; the input signal should be CMOS
compliant.
In order to select this interface the AC97_MODE pin must be tied to GND and the I2S_SPDIF_Sel must be 1.
6.3 Input from AC`97
In order to select this interface the AC97_MODE pin must be tied to VDD (I2S_SPDIF_Sel bit ‘is don’t care).
The AC`97 interface can be configured either as primary or secondary device using the external configuration
pin SA.
This interface support 4 sampling frequencies, according to the
Variable and Double Rate Audio Codec `97
YRAM
SRC
AC97
I2S
S/PDIF
LEFT
RIGHT
SL/CENTER
SR
CENTER
LFE
AC97_Sel
I2S_SPDIF_Sel
SRC_Bypass
PLL
MCK
PLL_Factor
PLL_Bypass
XTI
DSP
DDX
I2S
I2C
YRAM
LEFT
RIGHT
SL/CENTER
SR
CENTER
LFE
/1024
/2 or /8
LRCK
CK_OUT
LRCK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com