Contents

iii

80960JD

3.3 V EMBEDDED 32-BIT MICROPROCESSOR

1.0 PURPOSE .................................................................................................................................................. 1

2.0 80960JD OVERVIEW ................................................................................................................................ 1

2.1 80960 Processor Core ........................................................................................................................ 2

2.2 Burst Bus ............................................................................................................................................ 2

2.3 Timer Unit ........................................................................................................................................... 3

2.4 Priority Interrupt Controller ................................................................................................................. 3

2.5 Instruction Set Summary .................................................................................................................... 3

2.6 Faults and Debugging ........................................................................................................................ 3

2.7 Low Power Operation ......................................................................................................................... 3

2.8 Test Features ..................................................................................................................................... 4

2.9 Memory-Mapped Control Registers .................................................................................................... 4

2.10 Data Types and Memory Addressing Modes ................................................................................... 4

3.0 PACKAGE INFORMATION ....................................................................................................................... 6

3.1 Pin Descriptions .................................................................................................................................. 6

3.1.1 Functional Pin Definitions ........................................................................................................ 6

3.1.2 80960Jx 132-Lead PGA Pinout ............................................................................................. 12

3.1.3 80960Jx PQFP Pinout ........................................................................................................... 16

3.2 Package Thermal Specifications ...................................................................................................... 19

3.3 Thermal Management Accessories .................................................................................................. 21

4.0 ELECTRICAL SPECIFICATIONS ........................................................................................................... 22

4.1 Absolute Maximum Ratings .............................................................................................................. 22

4.2 Operating Conditions ........................................................................................................................ 22

4.3 Connection Recommendations ........................................................................................................ 22

4.5 VCCPLL Pin Requirements .............................................................................................................. 23

4.6 DC Specifications ............................................................................................................................. 24

4.7 AC Specifications ............................................................................................................................. 26

4.7.1 AC Test Conditions and Derating Curves .............................................................................. 29

4.7.2 AC Timing Waveforms ........................................................................................................... 30

5.0 BUS FUNCTIONAL WAVEFORMS ........................................................................................................ 37

6.0 DEVICE IDENTIFICATION ...................................................................................................................... 51

7.0 REVISION HISTORY ............................................................................................................................... 53