数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC1609ACSW 数据表(PDF) 8 Page - Linear Technology

部件名 LTC1609ACSW
功能描述  16-Bit, 200ksps, Serial ADC with Multiple Input Ranges
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC1609ACSW 数据表(HTML) 8 Page - Linear Technology

Back Button LTC1609ACSW Datasheet HTML 4Page - Linear Technology LTC1609ACSW Datasheet HTML 5Page - Linear Technology LTC1609ACSW Datasheet HTML 6Page - Linear Technology LTC1609ACSW Datasheet HTML 7Page - Linear Technology LTC1609ACSW Datasheet HTML 8Page - Linear Technology LTC1609ACSW Datasheet HTML 9Page - Linear Technology LTC1609ACSW Datasheet HTML 10Page - Linear Technology LTC1609ACSW Datasheet HTML 11Page - Linear Technology LTC1609ACSW Datasheet HTML 12Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 24 page
background image
8
LTC1609
1609fa
16-BIT CAPACITIVE DAC
COMP
REF BUF
2.5V REF
CAP
(2.5V)
CSAMPLE
CSAMPLE
DATA
DATACLK
SYNC
BUSY
CONTROL LOGIC
R/C
PWRD
SB/BTC
EXT/INT
TAG
INTERNAL
CLOCK
CS
ZEROING SWITCHES
VDIG
VANA
R1IN
R2IN
R3IN
REF
AGND1
AGND2
DGND
1609 BD
+
SUCCESSIVE APPROXIMATION
REGISTER
SERIAL INTERFACE
4k
20k
10k
5k
20k
FUNCTIONAL BLOCK DIAGRA
APPLICATIO S I FOR ATIO
Conversion Details
The LTC1609 uses a successive approximation algorithm
and an internal sample-and-hold circuit to convert an
analog signal to a 16-bit serial output. The ADC is complete
with a precision reference and an internal clock. The
control logic provides easy interface to microprocessors
and DSPs. (Please refer to the Digital Interface section for
timing information.)
Conversion start is controlled by the CS and R/C inputs. At
the start of conversion the successive approximation
register (SAR) is reset. Once a conversion cycle has begun
it cannot be restarted.
During the conversion, the internal 16-bit capacitive DAC
output is sequenced by the SAR from the most significant
bit (MSB) to the least significant bit (LSB). Referring to
Figure 1, VIN is connected through the resistor divider to
the sample-and-hold capacitor during the acquire phase
and the comparator offset is nulled by the autozero switches.
In this acquire phase, a minimum delay of 2
µs will provide
enough time for the sample-and-hold capacitor to acquire
the analog signal. During the convert phase, the autozero
switches open, putting the comparator into the compare
mode. The input switch switches CSAMPLE to ground,
injecting the analog input charge onto the summing junc-
tion. This input charge is successively compared with the
binary-weighted charges supplied by the capacitive DAC.
Bit decisions are made by the high speed comparator. At
VDAC
1609 F01
+
CDAC
DAC
SAMPLE
HOLD
CSAMPLE
S
A
R
16-BIT
SHIFT REGISTER
COMPARATOR
SAMPLE
SI
RIN2
RIN1
VIN
Figure 1. LTC1609 Simplified Equivalent Circuit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com