数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC1609ACSW 数据表(PDF) 19 Page - Linear Technology

部件名 LTC1609ACSW
功能描述  16-Bit, 200ksps, Serial ADC with Multiple Input Ranges
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC1609ACSW 数据表(HTML) 19 Page - Linear Technology

Back Button LTC1609ACSW Datasheet HTML 15Page - Linear Technology LTC1609ACSW Datasheet HTML 16Page - Linear Technology LTC1609ACSW Datasheet HTML 17Page - Linear Technology LTC1609ACSW Datasheet HTML 18Page - Linear Technology LTC1609ACSW Datasheet HTML 19Page - Linear Technology LTC1609ACSW Datasheet HTML 20Page - Linear Technology LTC1609ACSW Datasheet HTML 21Page - Linear Technology LTC1609ACSW Datasheet HTML 22Page - Linear Technology LTC1609ACSW Datasheet HTML 23Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 24 page
background image
19
LTC1609
1609fa
Output Data Format
The SB/BTC pin controls the format of the serial digital
output word. With the pin tied high the format is straight
binary. With the pin tied low the data format is two’s
complement. See Table 1c.
Board Layout, Power Supplies and Decoupling
Wire wrap boards are not recommended for high resolu-
tion or high speed A/D converters. To obtain the best
performance from the LTC1609, a printed circuit board is
required. Layout for the printed circuit board should
ensure the digital and analog signal lines are separated as
much as possible. In particular, care should be taken not
to run any digital track alongside an analog signal track or
underneath the ADC. The analog input should be screened
by AGND.
APPLICATIO S I FOR ATIO
B15
0
123456789
10
11
12
13
14
15
16
17
18
19
20
21
22
23
• • •
• • •
R/C
BUSY
DCLK
DATA
OUT
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
DEVICE DATA #1
DEVICE DATA #2
B2
B1
B0
NULL
BIT
B14
B13
B12
B11
B10
1609 F14
B15
Figure 14. Data Output from Cascading Two (CS = Low, TAG (#2) = Low) LTC1609s Together
Pay particular attention to the design of the analog and
digital ground planes. Placing the bypass capacitor as
close as possible to the VDIG and VANA pins, the REF pin
and reference buffer output is very important. Low imped-
ance common returns for these bypass capacitors are
essential to low noise operation of the ADC, and the foil
width for these tracks should be as wide as possible. Also,
since any potential difference in grounds between the
signal source and ADC appears as an error voltage in
series with the input signal, attention should be paid to
reducing the ground circuit impedance as much as pos-
sible. The digital output latches and the onboard sampling
clock have been placed on the digital ground plane. The
two ground planes are tied together at the power supply
ground connection.
A “postage stamp” (1.6in
× 1.5in) evaluation board is
available and allows fast in-situ evaluation of the LTC1609.
See Figures 15a through 15d, inclusive.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com