| 数据搜索系统,热门电子元器件搜索 |
|
AD9856/PCB 数据表(PDF) 28 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9856/PCB 数据表(HTML) 28 Page - Analog Devices |
|
28 / 37 page ![]() AD9856 Rev. C | Page 27 of 36 At the completion of any communication cycle, the AD9856 serial port controller expects the next eight rising SCLK edges to be the instruction byte of the next communication cycle. All data input to the AD9856 is registered on the rising edge of SCLK. All data is driven out of the AD9856 on the falling edge of SCLK. Figure 44 through Figure 47 show the general operation of the AD9856 serial port. INSTRUCTION BYTE The instruction byte contains the following information as shown in Table 7. Table 7. Instruction Byte Information MSB D6 D5 D4 D3 D2 D1 LSB R/W N1 N0 A4 A3 A2 A1 A0 R/W—Bit 7 determines whether a read or write data transfer occurs after the instruction byte write. Logic high indicates a read operation. Logic zero indicates a write operation. N1, N0— Bits 6 and 5 of the instruction byte determine the number of bytes to be transferred during the data transfer cycle of the communications cycle. Table 8 shows the decode bits. Table 8. N1, N0 Decode Bits N1 N0 Description 0 0 Transfer 1 byte 0 1 Transfer 2 bytes 1 0 Transfer 3 bytes 1 1 Transfer 4 bytes A4, A3, A2, A1, A0— Bits 4, 3, 2, 1, 0 of the instruction byte determine which register is accessed during the data transfer portion of the communications cycle. For multibyte transfers, this address is the starting byte address. The remaining register addresses are generated by the AD9856. I7 SDIO INSTRUCTION CYCLE DATA TRANSFER CYCLE SCLK CS I6 I5 I4 I3 I2 I1 I0 D7 D6 D5 D4 D3 D2 D1 D0 Figure 44. Serial Port Writing Timing—Clock Stall Low DO7 INSTRUCTION CYCLE DATA TRANSFER CYCLE DON'T CARE I7 I6 I5 I4 I3 I2 I1 I0 SDIO SCLK CS SDO DO6 DO5 DO4 DO3 DO2 DO1 DO0 Figure 45. Three-Wire Serial Port Read Timing—Clock Stall Low I7 SDIO INSTRUCTION CYCLE DATA TRANSFER CYCLE SCLK CS I6 I5 I4 I3 I2 I1 I0 D7 D6 D5 D4 D3 D2 D1 D0 Figure 46. Serial Port Write Timing—Clock Stall High I7 SDIO INSTRUCTION CYCLE DATA TRANSFER CYCLE SCLK CS I6 I5 I4 I3 I2 I1 I0 DO7 DO6 DO5 DO4 DO3 DO2 DO1 DO0 Figure 47. Two-Wire Serial Port Read Timing—Clock Stall High |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |