数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST68C554 数据表(PDF) 6 Page - Exar Corporation

部件名 ST68C554
功能描述  QUAD UART WITH 16-BYTE FIFOS
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  EXAR [Exar Corporation]
网页  http://www.exar.com
标志 EXAR - Exar Corporation

ST68C554 数据表(HTML) 6 Page - Exar Corporation

Back Button ST68C554 Datasheet HTML 2Page - Exar Corporation ST68C554 Datasheet HTML 3Page - Exar Corporation ST68C554 Datasheet HTML 4Page - Exar Corporation ST68C554 Datasheet HTML 5Page - Exar Corporation ST68C554 Datasheet HTML 6Page - Exar Corporation ST68C554 Datasheet HTML 7Page - Exar Corporation ST68C554 Datasheet HTML 8Page - Exar Corporation ST68C554 Datasheet HTML 9Page - Exar Corporation ST68C554 Datasheet HTML 10Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 40 page
background image
ST16C554/554D/68C554
6
Rev. 3.10
SYMBOL DESCRIPTION
Symbol
Pin
Signal
Pin Description
68
64
type
-CS A-B
16,20
7,11
-CS C-D
50,54
38,42
I
Chip Select A, B, C, D (active low) - This function is
associated with the 16 mode only, and for individual chan-
nels, “A” through “D.” When in 16 Mode, these pins enable
data transfers between the user CPU and the ST16C554D
for the channel(s) addressed. Individual UART sections (A,
B, C, D) are addressed by providing a logic 0 on the
respective -CS A-D pin. When the 68 mode is selected, the
functions of these pins are reassigned. 68 mode functions
are described under the their respective name/pin head-
ings.
D0-D2
66-68
53-55
I/O
D3-D7
1-5
56-60
Data Bus (Bi-directional) - These pins are the eight bit, three
state data bus for transferring information to or from the
controlling CPU. D0 is the least significant bit and the first
data bit in a transmit or receive serial data stream.
GND
6,23
14,28
GND
40,57
45,61
Pwr
Signal and power ground.
INT A-B
15,21
6,12
INT C-D
49,55
37,43
O
Interrupt A, B, C, D (active high) - This function is associated
with the 16 mode only. These pins provide individual
channel interrupts, INT A-D. INT A-D are enabled when
MCR bit-3 is set to a logic 1, interrupts are enabled in the
interrupt enable register (IER), and when an interrupt con-
dition exists. Interrupt conditions include: receiver errors,
available receiver buffer data, transmit buffer empty, or
when a modem status flag is detected. When the 68 mode
is selected, the functions of these pins are reassigned. 68
mode functions are described under the their respective
name/pin headings.
INTSEL
65
-
I
Interrupt Select. (active high, with internal pull-down) - This
function is associated with the 16 mode only. When the 16
mode is selected, this pin can be used in conjunction with
MCR bit-3 to enable or disable the three state interrupts, INT
A-D or override MCR bit-3 and force continuous interrupts.
Interrupt outputs are enabled continuously by making this



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com