数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST68C554 数据表(PDF) 7 Page - Exar Corporation

部件名 ST68C554
功能描述  QUAD UART WITH 16-BYTE FIFOS
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  EXAR [Exar Corporation]
网页  http://www.exar.com
标志 EXAR - Exar Corporation

ST68C554 数据表(HTML) 7 Page - Exar Corporation

Back Button ST68C554 Datasheet HTML 3Page - Exar Corporation ST68C554 Datasheet HTML 4Page - Exar Corporation ST68C554 Datasheet HTML 5Page - Exar Corporation ST68C554 Datasheet HTML 6Page - Exar Corporation ST68C554 Datasheet HTML 7Page - Exar Corporation ST68C554 Datasheet HTML 8Page - Exar Corporation ST68C554 Datasheet HTML 9Page - Exar Corporation ST68C554 Datasheet HTML 10Page - Exar Corporation ST68C554 Datasheet HTML 11Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 40 page
background image
ST16C554/554D/68C554
7
Rev. 3.10
SYMBOL DESCRIPTION
Symbol
Pin
Signal
Pin Description
68
64
type
pin a logic 1. Making this pin a logic 0 allows MCR bit-3 to
control the three state interrupt output. In this mode, MCR
bit-3 is set to a logic “1” to enable the three state outputs.
This pin is disabled in the 68 mode. Due to pin limitations on
64 pin packages, this pin is not available. To cover this
limitation, two 64 pin QFP package versions are offered.
The ST16C554DCQ64 operates in the continuos interrupt
enable mode by bonded this pin to VCC internally. The
ST16C554CQ64 operates with MCR bit-3 control by bond-
ing this pin to GND.
-IOR
52
40
I
Read strobe. (active low Strobe) - This function is associ-
ated with the 16 mode only. A logic 0 transition on this pin
will load the contents of an Internal register defined by
address bits A0-A2 onto the ST16C554D data bus (D0-D7)
for access by an external CPU. This pin is disabled in the 68
mode.
-IOW
18
9
I
Write strobe. (active low strobe) - This function is associ-
ated with the 16 mode only. A logic 0 transition on this pin
will transfer the contents of the data bus (D0-D7) from the
external CPU to an internal register that is defined by
address bits A0/A2. When the 16 mode is selected, this pin
functions as -R/W, see definition under R/W.
-IRQ
15
-
O
Interrupt Request or Interrupt “A” - This function is associ-
ated with the 68 mode only. In the 68 mode, interrupts from
UART channels A-D are WIRE-OR’ed” internally to function
as a single IRQ interrupt. This pin transitions to a logic 0 (if
enabled by the interrupt enable register) whenever a UART
channel(s) requires service. Individual channel interrupt
status can be determined by addressing each channel
through its associated internal register, using -CS and A3-
A4. In the 68 mode an external pull-up resistor must be
connected between this pin and VCC. The function of this
pin changes to INTA when operating in the 16 mode, see
definition under INTA.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com