数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST68C554 数据表(PDF) 8 Page - Exar Corporation

部件名 ST68C554
功能描述  QUAD UART WITH 16-BYTE FIFOS
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  EXAR [Exar Corporation]
网页  http://www.exar.com
标志 EXAR - Exar Corporation

ST68C554 数据表(HTML) 8 Page - Exar Corporation

Back Button ST68C554 Datasheet HTML 4Page - Exar Corporation ST68C554 Datasheet HTML 5Page - Exar Corporation ST68C554 Datasheet HTML 6Page - Exar Corporation ST68C554 Datasheet HTML 7Page - Exar Corporation ST68C554 Datasheet HTML 8Page - Exar Corporation ST68C554 Datasheet HTML 9Page - Exar Corporation ST68C554 Datasheet HTML 10Page - Exar Corporation ST68C554 Datasheet HTML 11Page - Exar Corporation ST68C554 Datasheet HTML 12Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 40 page
background image
ST16C554/554D/68C554
8
Rev. 3.10
SYMBOL DESCRIPTION
Symbol
Pin
Signal
Pin Description
68
64
type
-RESET
RESET
37
27
I
Reset. - In the 16 mode a logic 1 on this pin will reset the
internal registers and all the outputs. The UART transmitter
output and the receiver input will be disabled during reset
time. (See ST16C554D External Reset Conditions for ini-
tialization details.) When 16/-68 is a logic 0 (68 mode), this
pin functions similarly but, as an inverted reset interface
signal, -RESET.
-R/W
18
-
I
Read/Write Strobe (active low) - This function is associated
with the 68 mode only. This pin provides the combined
functions for Read or Write strobes. A logic 1 to 0 transition
transfers the contents of the CPU data bus (D0-D7) to the
register selected by -CS and A0-A4. Similarly a logic 0 to 1
transition places the contents of a 554D register selected by
-CS and A0-A4 on the data bus, D0-D7, for transfer to an
external CPU.
-RXRDY
38
-
O
Receive Ready (active low) - This function is associated
with 68 pin packages only. -RXRDY contains the wire “OR-
ed” status of all four receive channel FIFOs, RXRDY A-D.
A logic 0 indicates receive data ready status, i.e. the RHR
is full or the FIFO has one or more RX characters available
for unloading. This pin goes to a logic 1 when the FIFO/RHR
is full or when there are no more characters available in
either the FIFO or RHR. For 64/68 pin packages, individual
channel RX status is read by examining individual internal
registers via -CS and A0-A4 pin functions.
-TXRDY
39
-
O
Transmit Ready (active low) - This function is associated
with 68 pin package only. -TXRDY contains the wire “OR-
ed” status of all four transmit channel FIFOs, TXRDY A-D.
A logic 0 indicates a buffer ready status, i.e., at least one
location is empty and available in one of the TX channels (A-
D). This pin goes to a logic 1 when all four channels have no
more empty locations in the TX FIFO or THR.
VCC
13
4,21
VCC
47,64
35,52
I
Power supply inputs.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com