| 数据搜索系统,热门电子元器件搜索 |
|
ST68C554 数据表(PDF) 9 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
ST68C554 数据表(HTML) 9 Page - Exar Corporation |
|
9 / 40 page ![]() ST16C554/554D/68C554 9 Rev. 3.10 SYMBOL DESCRIPTION Symbol Pin Signal Pin Description 68 64 type XTAL1 35 25 I Crystal or External Clock Input - Functions as a crystal input or as an external clock input. A crystal can be connected between this pin and XTAL2 to form an internal oscillator circuit (see figure 8). Alternatively, an external clock can be connected to this pin to provide custom data rates (see Baud Rate Generator Programming). XTAL2 36 26 O Output of the Crystal Oscillator or Buffered Clock - (See also XTAL1). Crystal oscillator output or buffered clock output. -CD A-B 9,27 64,18 -CD C-D 43,61 31,49 I Carrier Detect (active low) - These inputs are associated with individual UART channels A through D. A logic 0 on this pin indicates that a carrier has been detected by the modem for that channel. -CTS A-B 11,25 2,16 -CTS C-D 45,59 33,47 I Clear to Send (active low) - These inputs are associated with individual UART channels, A through D. A logic 0 on the - CTS pin indicates the modem or data set is ready to accept transmit data from the 554D. Status can be tested by reading MSR bit-4. -DSR A-B 10,26 1,17 -DSR C-D 44,60 32,48 I Data Set Ready (active low) - These inputs are associated with individual UART channels, A through D. A logic 0 on this pin indicates the modem or data set is powered-on and is ready for data exchange with the UART. This pin has no effect on the UARTs transmit or receive operation. This pin has no effect on the UARTs transmit or receive operation. -DTR A-B 12,24 3,15 -DTR C-D 46,58 34,46 O Data Terminal Ready (active low) - These inputs are associated with individual UART channels, A through D. A logic 0 on this pin indicates that the 554D is powered-on and ready. This pin can be controlled via the modem control register. Writing a logic 1 to MCR bit-0 will set the -DTR output to logic 0, enabling the modem. This pin will be a logic 1 after writing a logic 0 to MCR bit-0. This pin has no effect on the UARTs transmit or receive operation. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |