数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD5424 数据表(PDF) 3 Page - Analog Devices

部件名 AD5424
功能描述  8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Parallel Interface
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD5424 数据表(HTML) 3 Page - Analog Devices

  AD5424 Datasheet HTML 1Page - Analog Devices AD5424 Datasheet HTML 2Page - Analog Devices AD5424 Datasheet HTML 3Page - Analog Devices AD5424 Datasheet HTML 4Page - Analog Devices AD5424 Datasheet HTML 5Page - Analog Devices AD5424 Datasheet HTML 6Page - Analog Devices AD5424 Datasheet HTML 7Page - Analog Devices AD5424 Datasheet HTML 8Page - Analog Devices AD5424 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 24 page
background image
REV. 0
AD5424/AD5433/AD5445
–3–
Parameter
Min
Typ
Max
Unit
Conditions
Output Capacitance
IOUT22225pFAll 0s loaded
10
12
pF
All 1s loaded
IOUT11217pFAll 0s loaded
25
30
pF
All 1s loaded
Digital Feedthrough
1
nV-s
Feedthrough to DAC output with
CS high and
alternate loading of all 0s and all 1s
Total Harmonic Distortion
–81
dB
VREF = 3.5 V pk-pk; all 1s loaded, f = 100 kHz
Digital THD
Clock = 10 MHz
50 kHz fOUT
65
dB
Output Noise Spectral Density
25
nV
√Hz
@ 1 kHz
SFDR Performance (Wide Band)
AD5445, 65k codes, VREF = 3.5 V
Clock = 10 MHz
500 kHz fOUT
55
dB
100 kHz fOUT
63
dB
50 kHz fOUT
65
dB
Clock = 25 MHz
500 kHz fOUT
50
dB
100 kHz fOUT
60
dB
50 kHz fOUT
62
dB
SFDR Performance (Narrow Band)
AD5445, 65k codes, VREF = 3.5 V
Clock = 10 MHz
500 kHz fOUT
73
dB
100 kHz fOUT
80
dB
50 kHz fOUT
87
dB
Clock = 25 MHz
500 kHz fOUT
70
dB
100 kHz fOUT
75
dB
50 kHz fOUT
80
dB
Intermodulation Distortion
AD5445, 65k codes, VREF = 3.5 V
Clock = 10 MHz
f1 = 400 kHz, f2 = 500 kHz
65
dB
f1 = 40 kHz, f2 = 50 kHz
72
dB
Clock = 25 MHz
f1 = 400 kHz, f2 = 500 kHz
51
dB
f1 = 40 kHz, f2 = 50 kHz
65
dB
POWER REQUIREMENTS
Power Supply Range
2.5
5.5
V
IDD
0.6
ATA = 25 C, logic inputs = 0 V or VDD
0.4
5
ALogic inputs = 0 V or VDD
NOTES
1Temperature range is as follows: Y version: –40 C to +125 C.
2Guaranteed by design, not subject to production test.
Specifications subject to change without notice.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com