NM1282KSLAXAL datasheet(16/120 Pages) NANYA

16 / 120 page

Version 1.3

Nanya Technology Corp.

06/2018

2Gb SLC NAND + 2Gb LPDDR2

NM1282KSLAXAL

NTC Proprietary

Level: Property

AC Test Condition

Parameter

Condition

VCC : 1.70 to 1.95V

Input level

VCC

– 0.2 V, 0.2 V

Input pulse rise and fall time

3ns

Input comparison level

Vcc / 2

Output data comparison level

Vcc / 2

Output Load

1 TTL GATE and CL=30pF

NOTE 1

Busy to ready time depends on the pull-up resistor tied to the RY/ pin.

Programming / Erasing Characteristics

(Ta= -25 to 85

℃, V

=1.70 to 1.95V)

Symbol

Parameter

Min

Typ.

Max

Unit

tPROG

Average Programming Time

–

300

700

μs

tDCBSYW1

Data Cache Busy Time in Write Cache (following 11h)

–

μs

tDCBSYW21

Data Cache Busy Time in Write Cache (following 15h)

–

700

μs

Number of Partial Program Cycles in the Same Page

–

cycle

tBERASE

Block Erase Time

–

3.5

NOTE 1

tDCBSYW2 depends on the timing between internal programming time and data in time.

NM1282KSLAXAL 数据表(PDF) 16 Page - Nanya Technology Corporation.

NM1282KSLAXAL 数据表(HTML) 16 Page - Nanya Technology Corporation.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载