| 数据搜索系统,热门电子元器件搜索 |
|
GD25S512MDBJS 数据表(PDF) 30 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
|
|||||||||||||||||||||||||||||
GD25S512MDBJS 数据表(HTML) 30 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
30 / 87 page ![]() 3.3V Uniform Sector Dual and Quad Serial Flash GD25S512MD 30 7.12. Dual Output Fast Read (DOFR 3BH or 4DOFR 3CH) The Dual Output Fast Read command is followed by 3-Byte address (A23-A0) and a dummy Byte, and each bit being latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 19. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. Figure 19 Dual Output Fast Read Sequence Diagram (ADS=0) Figure 20 Dual Output Fast Read Sequence Diagram (ADS=1) Command 0 1 2 3 4 5 6 7 3BH CS# SCLK SI SO High-Z 8 9 10 28 29 30 31 3 2 1 0 23 22 21 24-bit address MSB 34 35 36 37 33 5 3 1 7 5 3 1 38 39 Data Out1 32 42 43 44 45 41 46 47 40 7 Data Out2 CS# SCLK SI SO MSB Dummy Clocks 4 2 0 6 4 2 0 6 6 7 Command 0 1 2 3 4 5 6 7 3BH CS# SCLK SI SO High-Z 8 9 10 36 37 38 39 3 2 1 0 31 30 29 32-bit address MSB 42 43 44 45 41 5 3 1 46 47 Data Out1 40 50 51 52 53 49 54 55 48 7 6 5 4 3 2 1 0 7 Data Out2 CS# SCLK SI SO MSB Dummy Byte 6 4 2 0 5 3 1 7 6 4 2 0 6 7 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |